#

half-adder

Here are 22 public repositories matching this topic...

daedalus / bitlogicemu

bitwise operation examples

register mips binary rot alu lfsr flip-flop half-adder muxer

Updated Nov 27, 2023
Python

scriptographers / CS254-Assignment-3

Assignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay

encoder decoder mux robdd half-adder full-adder

Updated Feb 14, 2021
VHDL

newajsharif91 / Verilog_HDL_Digital-System-Design

CSE-2112 Digital Syatem Design LAb

verilog adder flip-flop half-adder d-flipflop full-adder

Updated Jan 20, 2023
Verilog

Grv-Singh / Digital-Systems-Design

Playing with ⚡ logic gates to make corresponding ✔ decision making circuits solving 🔌 electronic challenges at hand 🚦

logic-gates adder sine flip-flop half-adder electronics-engineering logical-programming full-adder decison-circuits

Updated Oct 1, 2020
MATLAB

PoulamiSarkar24 / VHDL

This Repository contains the basic VHDL code for different circuits we learn in Computer Architecture. All the provided codes run on EdaPlayground platform, thus divided into testbench code (that goes under testbench.vhd window )and design code (goes under design.vhd) for clarity.

vhdl mux half-adder vhdl-code vhdl-examples full-adder ripple-carry-adder basic-gates-vhdl universal-gates-vhdl de-mux composite-adder encoder-vhdl decoder-vhdl carry-look-ahead-adder-vhdl

Updated Jul 9, 2024
VHDL

ammarmalik17 / Verilog_Adders

This repository contains Verilog HDL implementations of Half Adders, Full Adders, and 4-bit Adders, designed at three different abstraction levels: Gate Level, Dataflow Level, and Behavioral Level. These designs are fundamental to digital electronics, and this project showcases the versatility of Verilog in modeling and simulating digital circuits.

Updated Aug 24, 2024
Verilog

krish1925 / CS-M152A

Labwork on Logic Design implementation in Verilog on a Basys3 FPGA Module

modular verilog uart basys3 modular-design half-adder full-adder fpga-programming 7-segment-display

Updated Apr 13, 2024
Tcl

senavs / BitJoy

✔️ Bit, Bytes and Logical Gates Abstraction

python binary pypi bytes bit bits abstraction logic-gates adder half-adder logical-circuits full-adder binary-options pypi-package

Updated Feb 23, 2020
Python

shanestaret / TwosComplementer

A simple program that converts a binary number into it's two's complement equivalent. This is used within the SimpleBinaryCalculator repository.

java converts binary twos-complement half-adder binary-addition

Updated Feb 7, 2018
Java

aliansgp / VHDL_Adders

Different adders code in VHDL and Comparison

vhdl vhd computer-architecture adder computer-architecture-lesson half-adder vhdl-code adders vhdl-examples full-adder ripple-adder look-ahead-adder carry-save-adder

Updated Feb 7, 2023
C

imvickykumar999 / Logical-Redstone-Reloaded

Download my Redstone World: https://www.planetminecraft.com/project/redstone-circuits-6024948/

world ram binary memory clock cycle redstone ticks rom minecraft-resourcepack flip-flop half-adder latch combinational-circuit full-adder sequential-circuit full-subtractor half-subtractor

Updated Aug 20, 2023
Python

joeymaillette04 / VHDL

VHDL implementations of half-adders, full-adders, and a 4-bit adder for digital circuit design

vhdl digital-design half-adder combinational-logic binary-logic full-adder 4-bit-combinational-adder

Updated Oct 18, 2023
VHDL

ichko / nand-to-tetris

This repository contains HWs and material from the nand to tetris course

javascript cpu es6 compiler assembly assembler logic-gates hdl half-adder

Updated Oct 16, 2017
Assembly

rahul21316 / verilog-adders

All the various adders in Verilog!

half-adder full-adder ripple-carry-adder

Updated May 31, 2021

mcquerol / electronic-systems

Various electronic systems including ADC/DAC, filters, and simulations using NI Multisim.

Updated Aug 23, 2024
HTML

jgesc / VerilogTests

A repository for some modules I made while learning Verilog

counter verilog multiplexer lifo half-adder full-adder ripple-carry-adder dlatch tristate-buffer

Updated Apr 21, 2021
Verilog

DatDarkAlpaca / dat-emulation-sandbox

A simulation where I can connect virtual logic gates and build virtual CIs.

alu half-adder full-adder logic-gates-simulator op-codes

Updated Dec 26, 2022
C++

shanestaret / SimpleBinaryCalculator

A simple binary calculator based on a system of gates

java calculator binary assembly unsigned-integers assembly-language-programming adder calculator-application twos-complement half-adder binary-addition

Updated Feb 19, 2018
Java

Zannatul-Naim / Digital-System-Design

Digital System Design Lab Codes using Verilog

verilog adder half-adder d-flipflop full-adder flipflop ripple-carry-adder jk-flipflop t-flipflop

Updated Nov 27, 2022
Verilog

Stavros / Multiplier4bit

A 4bit Multiplier in VHDL

fpga vhdl half-adder vhdl-code vhdl-examples full-adder

Updated Feb 3, 2020
VHDL

Improve this page

Add a description, image, and links to the half-adder topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the half-adder topic, visit your repo's landing page and select "manage topics."