Updated for release 1.0, with updated manual and pre-compiled builds

Modified ISS to align timing model with the rv32_cpu softcore Verilog…

… implementation.

Fixed SB instruction alignment bug