Skip to content
View vikasb160's full-sized avatar

Block or report vikasb160

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. systemverilog-homework systemverilog-homework Public

    Forked from yuri-panchul/systemverilog-homework

    SystemVerilog language-oriented exercises

    SystemVerilog

  2. verilog-uart verilog-uart Public

    Forked from alexforencich/verilog-uart

    Verilog UART

    Verilog

  3. vikas_biradar_RTL vikas_biradar_RTL Public

    Take-home assessment

    Verilog

  4. DeepLearningOnFpga-202006 DeepLearningOnFpga-202006 Public

    Forked from adki/DeepLearningOnFpga-202006

    Lecture Material on Deep Learning Inference using FPGA

    C

  5. udlbook udlbook Public

    Forked from udlbook/udlbook

    Understanding Deep Learning - Simon J.D. Prince

    Jupyter Notebook

  6. problem1_tpu problem1_tpu Public

    TPU

    Verilog