"extern" verilog modules, include parameters

[VonTum]

SUS modules just get instantiated & duplicated, but for builtin Verilog modules, we shouldn't expect the user to create instances themselves. Have this be an exception in the codegen, that it generates uses of verilog modules with parameters.

Example is instantiating M20k blocks, DSP slices, etc.