-
Notifications
You must be signed in to change notification settings - Fork 585
Issues: lowRISC/ibex
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[rtl] Implement mcounteren CSR
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
#1974
opened Jan 19, 2023 by
GregAC
[rtl] Implement cycle/instret/time/hmpcountern CSRs
Component:RTL
RTL issue
Priority:P3
Type:Bug
Bugs
#1973
opened Jan 19, 2023 by
GregAC
[rtl, doc] Consider hardening data_rvalid_i for 2-stage config
Component:Doc
Documentation issue
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
#1970
opened Jan 16, 2023 by
vogelpi
[Confirmation] Regression and Coverage data metrics
Type:Question
Questions
#1966
opened Dec 23, 2022 by
Shaileshkavar
[dv] Formally verify PMP functionality
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Enhancement
Feature requests, enhancements
mismatch between spike sim and rtl sim
Type:Question
Questions
#1959
opened Dec 1, 2022 by
hyperion009
.S file is not generated for riscv_arithmetic_basic_test
Type:Question
Questions
#1956
opened Nov 25, 2022 by
Shaileshkavar
Error when I make in ibex UVM DV
Component:DV
Design verification (DV) or testing issue
Type:Bug
Bugs
Type:Question
Questions
#1955
opened Nov 22, 2022 by
Zhengshuhang
[cosim] Sort out error/pmp failure behaviour on unaligned accesses
Component:DV
Design verification (DV) or testing issue
Priority:P3
[dv] Build a regression system for directed simple system co-sim tests
Component:DV
Design verification (DV) or testing issue
Component:Test
A test or set of tests
Type:Enhancement
Feature requests, enhancements
[dv] Small architectural coverage issues to investigate
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
Problem on Building Simulation with RV32E
Type:Question
Questions
#1860
opened Oct 18, 2022 by
sadjadtu
Record when a testcase fails by the double_fault detector, add indicator to summary logfile
Type:Enhancement
Feature requests, enhancements
Consider adding explicit enable for qualifying DBG_CAUSE
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
[dv] Randomize hart_id
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.