Skip to content

Issues: llvm/circt

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

741 Open 1,457 Closed
741 Open 1,457 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[Python] Add bindings for pipeline dialect Pipeline Python Python bindings
#8335 opened Mar 20, 2025 by teqdruid
[ImportVerilog] Support Delay control
#8334 opened Mar 20, 2025 by GlowingScrewdriver
[MooreToCore] Support for StringType from moore to llvm dialect
#8332 opened Mar 20, 2025 by ChenXo0
[Feature Request][SMT] SMTLib2 parser to SMT Dialect
#8328 opened Mar 19, 2025 by sequencer
[OM] Remove Map and Tuple support. enhancement New feature or request OM Object Model
#8324 opened Mar 17, 2025 by mikeurbach
Move Vivado Mitigations to be ifdef-guarded
#8310 opened Mar 10, 2025 by seldridge
[MooreToCore] Support for Unsized Array Type
#8292 opened Mar 4, 2025 by chenbo-again
5
[circt-verilog][llhd][arcilator] Verilog-to-LLVM lowering issues
#8286 opened Mar 3, 2025 by likeamahoney
2
[ImportVerilog] Cannot compile forward decleared string type
#8283 opened Feb 28, 2025 by Max-astro
3
[MooreToCore] Support for UnpackedArrayType emission
#8276 opened Feb 26, 2025 by if-sc
1
[MooreToCore] Support real constants Moore
#8269 opened Feb 23, 2025 by GlowingScrewdriver
7
[FIRRTL] Support dynamic indexed vector element in Target
#8268 opened Feb 23, 2025 by unlsycn
2
[FIRRTL] Integer Property folders assert in getAPSInt bug Something isn't working FIRRTL Involving the `firrtl` dialect
#8266 opened Feb 23, 2025 by mikeurbach
@mikeurbach
2
[Comb] or(concat, concat) -> concat & or(and, concat) -> concat(extract) canonicalizer Comb Involving the `comb` dialect enhancement New feature or request
#8260 opened Feb 20, 2025 by maerhart
2
[CI] Cancelled CI saves sccache
#8258 opened Feb 20, 2025 by uenoku
[Arc] Flatten public modules Arc Involving the `arc` dialect bug Something isn't working
#8232 opened Feb 12, 2025 by fabianschuiki
[ImportVerilog] Problem with conditional + register bug Something isn't working LLHD
#8226 opened Feb 12, 2025 by felixridoux
@maerhart
2
[MooreToCore] OOB array slices of unpacked arrays lowered like packed arrays Moore
#8215 opened Feb 10, 2025 by maerhart
1
[HWToLLVM] Don't crash on OOB accesses
#8214 opened Feb 10, 2025 by maerhart
1
[arcilator] Install configuration missing for arcilator-runtime.h Arc Involving the `arc` dialect
#8212 opened Feb 10, 2025 by maerhart
[MooreToCore]Unexpected observed values in llhd.wait. Moore
#8211 opened Feb 8, 2025 by hailongSun2000
@hailongSun2000
1
[circt-bmc] Add support for verif.symbolic_value verif
#8197 opened Feb 6, 2025 by fabianschuiki
2
Documentation on Analyzing Circuits with Python Bindings
#8195 opened Feb 5, 2025 by tymcauley
1
[RTG][Elaboration] Each virtual register should only be materialized once and every user should use it bug Something isn't working RTG Involving the `rtg` dialect
#8193 opened Feb 5, 2025 by maerhart
[MooreToCore] Crash when getting values to observe Moore
#8176 opened Feb 3, 2025 by maerhart
@hailongSun2000
6
ProTip! Find all open issues with in progress development work with linked:pr.