Skip to content
This repository has been archived by the owner on Jun 16, 2024. It is now read-only.

Commit

Permalink
README: add ili9341spi.
Browse files Browse the repository at this point in the history
  • Loading branch information
@kivikakk
kivikakk authored Jun 11, 2024
1 parent 572c41e commit cee9d2e
Showing 1 changed file with 5 additions and 2 deletions.
7 changes: 5 additions & 2 deletions README.md
View file
Original file line number Diff line number Diff line change
Expand Up @@ -17,9 +17,12 @@ A little framework to build HDL projects in Chisel with open-source toolchains.

## Examples

* <https://github.com/kivikakk/spifrbb> — used as part of a presentation on
* [spifrbb](https://github.com/kivikakk/spifrbb) — used as part of a presentation on
CXXRTL at the Yosys Users Group ([transcript/slides][chisel-and-cxx])
* <https://github.com/kivikakk/sevsegsim> — graphical demo of CXXRTL integration
* [sevsegsim](https://github.com/kivikakk/sevsegsim) — graphical demo of CXXRTL
integration
* [ili9341spi](https://github.com/kivikakk/ili9341spi) — SPI color LCD driver with
Zig testbench

[chisel-and-cxx]: https://kivikakk.ee/digital/2024/05/28/chisel-and-cxx/

Expand Down

0 comments on commit cee9d2e

Please sign in to comment.