GitHub - jtsimons/SN74ALS561A: Behavioral architecture of a TI SN74ALS561A chip.

jtsimons / SN74ALS561A Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Behavioral architecture of a TI SN74ALS561A chip.

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
doc		doc
src		src
LICENSE.txt		LICENSE.txt
README.txt		README.txt

Repository files navigation

Program: Synchronous 4-Bit Counter with 3-State Outputs
Author: Jacob Simons
Date Published: November 2, 2022

This program represents the behavioral architecture of a Texas Instruments SN74ALS561A chip, which functions as a universal counter with 3-state outputs.
Originally produced as a laboratory assignment for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.