Skip to content

Pull requests: intel/intel-xpu-backend-for-triton

New pull request New
22 Open 3,440 Closed
22 Open 3,440 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[NFI]: Reorganize lowering code for tt.load/tt.store
#5483 opened Nov 14, 2025 by etiotto Loading…
@etiotto
Merge OpenAI Triton commit c186592
#5480 opened Nov 14, 2025 by whitneywhtsang • Draft
@whitneywhtsang
[BUILD] Cache LLVM binaries in CI
#5479 opened Nov 14, 2025 by anmyachev Loading…
1
Pass nonTemporal flag when lowering tt.store instruction
#5472 opened Nov 13, 2025 by etiotto • Draft
1
@etiotto
5
Use pinned re-actors/alls-green to ensure job status
#5456 opened Nov 11, 2025 by kwasd Loading…
1
1
Disable cache in test_line_info.py::test_line_info_ir_source
#5446 opened Nov 7, 2025 by slawblauciak Loading…
1
2
Fix test_subprocess.py/test_print by installing and using dev PTI
#5406 opened Oct 29, 2025 by anmyachev • Draft
1
[NFI]: XPUBackend refactoring to facilitate arch-specific implementations
#5329 opened Oct 16, 2025 by AndreyPavlenko Loading…
14
Add one autotuning config to the flex attention benchmark
#5303 opened Oct 14, 2025 by admitric • Draft
8
[RemoveLayoutConversions]: Failure to compile loop yielding result consumed by reduce operation
#5262 opened Oct 6, 2025 by etiotto • Draft
@etiotto
Enable triton kernels matmul tests upstream: triton
#5128 opened Sep 17, 2025 by wdziurdz Loading…
1
@wdziurdz
11
[LoadStoreOpToLLVM] Transpose 2d load.
#4870 opened Aug 11, 2025 by chengjunlu Loading…
1
19
[Draft] Support the globaltimer and smid on Intel Arch
#4816 opened Jul 31, 2025 by chengjunlu • Draft
4
[DRAFT] Subgroup 2D Block IO lowering example for AxB GEMM
#4608 opened Jul 2, 2025 by alexbaden • Draft
Store transpose attribute in Subgroup2DBlockIO layouts
#4549 opened Jun 20, 2025 by alexbaden • Draft
1
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527 opened Jun 18, 2025 by chengjunlu Loading…
2
@etiotto @chengjunlu
18
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500 opened Jun 13, 2025 by alexbaden • Draft
1
1
Clean up Intel specific code in the common TritonGPU dialect source file. upstream: triton
#4469 opened Jun 10, 2025 by chengjunlu • Draft
1
@chengjunlu
5
Convert block ptr type layouts to Subgroup2DBlockEncoding layouts
#4463 opened Jun 9, 2025 by alexbaden • Draft
1
68
Use inline VISA to optimize horizontal batched subgroup reduce
#4171 opened May 12, 2025 by chengjunlu • Draft
1
10
[SGLANG] [Benchmarks] Initial integration of sglang kernels to benchmarks dependencies: igc
#3796 opened Mar 31, 2025 by leonling-ll Loading…
3
@leonling-ll
72
Use order from A matrix when determining DPAS layout
#2834 opened Nov 26, 2024 by alexbaden • Draft
1
3
ProTip! Exclude everything labeled bug with -label:bug.