Skip to content

TimingFSM module

Jump to bottom
Sergiu Mosanu edited this page May 11, 2022 · 1 revision

This design unit is implemented in TimingFSM.sv

This module instantiates a memtiming (state and timing) module for each Bank

Waveform:

Clone this wiki locally