Skip to content

Commit 91f08c9

Browse files
author
hyojongk
committed
added device and system configuration files for both legacy and pseudo-channel mode
1 parent 1ff602f commit 91f08c9

File tree

4 files changed

+170
-0
lines changed

4 files changed

+170
-0
lines changed

ini/HBMDevice4GbLegacy.ini

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
;2n prefetch architecture with 256 bits per memory read and write access
2+
;BL = 2 and 4
3+
;Up to 8 channels/stack
4+
;8 or 16 banks per channel; varies by device density/channel
5+
;Bank Grouping supported
6+
;2K or 4K Bytes per page; varies by device density/channel
7+
;IO voltage 1.2 V
8+
;DRAM core voltage 1.2 V, independent of IO voltage
9+
;Channel density of 1 Gb to 32 Gb
10+
;Page Size = 2^COL_BITS * (PREFETCH_SIZE/8) where COL_BITS is the number of column address bits
11+
12+
NUM_BANKGROUPS=4
13+
NUM_BANKS=16
14+
NUM_ROWS=16384
15+
NUM_COLS=64
16+
PREFETCH_SIZE=256
17+
PAGE_SIZE=2048
18+
BL=2
19+
20+
;in nanoseconds
21+
REFRESH_PERIOD=3900
22+
tCK=2
23+
24+
;in clock cycles, based on JESD235 and Ramulator
25+
CL=7
26+
tRCD=7
27+
tRP=7
28+
AL=0
29+
tRAS=17
30+
tRTP=7
31+
tRC=24
32+
tWR=8
33+
tFAW=30
34+
tCKE=5
35+
tCMD=1
36+
tRRDS=4
37+
tRRDL=5
38+
tCCDS=2
39+
tCCDL=3
40+
tWTRS=2
41+
tWTRL=4
42+
tXP=5 ;Power-down exit time
43+
tRTRS=1 ;Dead time to hand-off DQS control to other rank (column reads to different ranks)
44+
tRFC=130 ;1Gb:55, 2Gb:80, 4Gb:130
45+
;tREFI1B=64 ;1Gb:64, 2Gb:128, 4Gb:256
46+
;tXS=60 ;1Gb:60, 2Gb:85, 4Gb:135
47+
;nRCDR=7
48+
;nRCDW=6
49+
;nRP=7
50+
;nCWL=4
51+
;nPD=5
52+
;nCKESR=5

ini/HBMDevice4GbPseudoChannel.ini

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
;2n prefetch architecture with 256 bits per memory read and write access
2+
;BL = 2 and 4
3+
;Up to 8 channels/stack
4+
;8 or 16 banks per channel; varies by device density/channel
5+
;Bank Grouping supported
6+
;2K or 4K Bytes per page; varies by device density/channel
7+
;IO voltage 1.2 V
8+
;DRAM core voltage 1.2 V, independent of IO voltage
9+
;Channel density of 1 Gb to 32 Gb
10+
;Page Size = 2^COL_BITS * (PREFETCH_SIZE/8) where COL_BITS is the number of column address bits
11+
12+
NUM_BANKGROUPS=4
13+
NUM_BANKS=16
14+
NUM_ROWS=16384
15+
NUM_COLS=64
16+
PREFETCH_SIZE=128
17+
PAGE_SIZE=1024
18+
BL=4
19+
20+
;in nanoseconds
21+
REFRESH_PERIOD=3900
22+
tCK=2
23+
24+
;in clock cycles, based on JESD235 and Ramulator
25+
CL=7
26+
tRCD=7
27+
tRP=7
28+
AL=0
29+
tRAS=17
30+
tRTP=7
31+
tRC=24
32+
tWR=8
33+
tFAW=30
34+
tCKE=5
35+
tCMD=1
36+
tRRDS=4
37+
tRRDL=5
38+
tCCDS=2
39+
tCCDL=3
40+
tWTRS=2
41+
tWTRL=4
42+
tXP=5 ;Power-down exit time
43+
tRTRS=1 ;Dead time to hand-off DQS control to other rank (column reads to different ranks)
44+
tRFC=130 ;1Gb:55, 2Gb:80, 4Gb:130
45+
;tREFI1B=64 ;1Gb:64, 2Gb:128, 4Gb:256
46+
;tXS=60 ;1Gb:60, 2Gb:85, 4Gb:135
47+
;nRCDR=7
48+
;nRCDW=6
49+
;nRP=7
50+
;nCWL=4
51+
;nPD=5
52+
;nCKESR=5

ini/HBMSystemLegacy.ini

Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
;number of channels = # DRAM dies x # channels per die;
2+
;each die can have 1,2,4 channels
3+
NUM_CHANS=8
4+
;channel width
5+
JEDEC_DATA_BUS_BITS=128
6+
;transaction queue, i.e., CPU-level commands, such as: READ 0xbeef
7+
TRANS_QUEUE_DEPTH=128
8+
;command queue, i.e., DRAM-level commands such as: CAS, RAS
9+
CMD_QUEUE_DEPTH=512
10+
;length of an epoch in cycles (granularity of simulation)
11+
EPOCH_LENGTH=100000
12+
;maximum number of open page requests to send to the same row
13+
;before forcing a row close (to prevent starvation)
14+
TOTAL_ROW_ACCESSES=8
15+
;close_page or open_page
16+
ROW_BUFFER_POLICY=close_page
17+
;ChRaBaRoCo or RoBaRaCoCh
18+
ADDRESS_MAPPING_SCHEME=RoBaRaCoCh
19+
;bank_then_rank_round_robin or rank_then_bank_round_robin
20+
SCHEDULING_POLICY=rank_then_bank_round_robin
21+
;legacy_mode or pseudo_channel_mode
22+
OPERATION_MODE=legacy_mode
23+
;enable or disable bank groups
24+
BANK_GROUPS_ENABLED=true
25+
26+
;for true/false, all lowercase
27+
DEBUG_TRANS_Q=false
28+
DEBUG_CMD_Q=false
29+
DEBUG_ADDR_MAP=false
30+
DEBUG_BUS=false
31+
DEBUG_BANKSTATE=false
32+
DEBUG_BANKS=false
33+
DEBUG_POWER=false

ini/HBMSystemPseudoChannel.ini

Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
;number of channels = # DRAM dies x # channels per die;
2+
;each die can have 1,2,4 channels
3+
NUM_CHANS=8
4+
;channel width
5+
JEDEC_DATA_BUS_BITS=128
6+
;transaction queue, i.e., CPU-level commands, such as: READ 0xbeef
7+
TRANS_QUEUE_DEPTH=128
8+
;command queue, i.e., DRAM-level commands such as: CAS, RAS
9+
CMD_QUEUE_DEPTH=512
10+
;length of an epoch in cycles (granularity of simulation)
11+
EPOCH_LENGTH=100000
12+
;maximum number of open page requests to send to the same row
13+
;before forcing a row close (to prevent starvation)
14+
TOTAL_ROW_ACCESSES=8
15+
;close_page or open_page
16+
ROW_BUFFER_POLICY=close_page
17+
;ChRaBaRoCo or RoBaRaCoCh
18+
ADDRESS_MAPPING_SCHEME=RoBaRaCoCh
19+
;bank_then_rank_round_robin or rank_then_bank_round_robin
20+
SCHEDULING_POLICY=rank_then_bank_round_robin
21+
;legacy_mode or pseudo_channel_mode
22+
OPERATION_MODE=pseudo_channel_mode
23+
;enable or disable bank groups
24+
BANK_GROUPS_ENABLED=true
25+
26+
;for true/false, all lowercase
27+
DEBUG_TRANS_Q=false
28+
DEBUG_CMD_Q=false
29+
DEBUG_ADDR_MAP=false
30+
DEBUG_BUS=false
31+
DEBUG_BANKSTATE=false
32+
DEBUG_BANKS=false
33+
DEBUG_POWER=false

0 commit comments

Comments
 (0)