Skip to content
View gezalore's full-sized avatar

Organizations

@verilator

Block or report gezalore

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

OpenPiton Design Benchmark

Verilog 25 6 Updated Mar 6, 2023
C++ 1 Updated Apr 15, 2021

Unofficial specification for GtkWave's FST digital waveform file format.

HTML 7 Updated Jul 12, 2023

wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.

Rust 55 13 Updated Mar 19, 2025

NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards

Verilog 379 43 Updated Apr 4, 2025

This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.

SystemVerilog 488 116 Updated Nov 26, 2024

A Linux-capable RISC-V multicore for and by the world

SystemVerilog 672 189 Updated Mar 2, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,047 618 Updated Aug 18, 2024

Opensource DDR3 Controller

Verilog 309 41 Updated Mar 21, 2025

MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog

Verilog 1,000 77 Updated Dec 15, 2022

The Ultra-Low Power RISC-V Core

Verilog 1,457 365 Updated Oct 9, 2024

RTL, Cmodel, and testbench for NVDLA

Verilog 1,846 583 Updated Mar 2, 2022

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,140 245 Updated Sep 25, 2017
Verilog 1,461 307 Updated Mar 17, 2025

Alogic is a Medium Level Hardware Description Language for digital logic that compiles into standard SystemVerilog.

Scala 2 1 Updated Apr 2, 2025

Optimizing JIT compiler built inside CRuby

697 20 Updated Jun 19, 2024

Verilog Ethernet components for FPGA implementation

Verilog 2,495 742 Updated Feb 27, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,850 438 Updated Jul 5, 2024

Diablo build for modern operating systems

C++ 8,596 850 Updated Apr 3, 2025

Verilator open-source SystemVerilog simulator and lint system

C++ 2,804 647 Updated Apr 5, 2025

A memory profiler for Linux.

C 4,596 195 Updated Jul 28, 2023

GEF (GDB Enhanced Features) - a modern experience for GDB with advanced debugging capabilities for exploit devs & reverse engineers on Linux

Python 7,366 761 Updated Apr 5, 2025

A list of computer-science readings I recommend

3,310 728 Updated Aug 30, 2022

SystemVerilog compiler and language services

C++ 708 151 Updated Apr 5, 2025

magic-trace collects and displays high-resolution traces of what a process is doing

OCaml 4,847 99 Updated Nov 22, 2024
C++ 77 6 Updated Mar 2, 2024

simple terminal UI for git commands

Go 58,482 2,008 Updated Apr 5, 2025

🌺 Minimalist Vim Plugin Manager

Vim Script 34,711 1,948 Updated Mar 29, 2025

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

LLVM 31,799 13,153 Updated Apr 5, 2025

Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), Alpha, BPF, Ethereum VM, HPPA, LoongArch, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, T…

C 7,914 1,588 Updated Apr 4, 2025
Next
Showing results