Skip to content

Pull requests: amaranth-lang/amaranth-soc

New pull request New
10 Open 53 Closed
10 Open 53 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[WIP] Add reference-level documentation
#82 opened Apr 9, 2024 by jfng • Draft
Implement RFC 60: UART peripheral.
#81 opened Mar 29, 2024 by jfng • Draft
2 tasks
Add annotations for memory maps, wishbone and CSR primitives.
#58 opened Dec 5, 2023 by jfng Loading…
7
wishbone.bus.Decoder: Only assert stb when slave is selected
#31 opened Aug 23, 2021 by antonblanchard Loading…
2
csr/bus: Take data width into account for register writes
#30 opened May 14, 2021 by kbeckmann Loading…
SRAM bus
#29 opened Apr 20, 2021 by Fatsie Loading…
CSR: Export Wishbone bridge from nmigen_soc.csr
#28 opened Apr 20, 2021 by Fatsie Loading…
Make optional properties return None while uninitialized.
#26 opened Aug 22, 2020 by jfng Loading…
1
[WIP]wishbone.Connector class
#21 opened Jul 1, 2020 by Fatsie Loading…
35
csr.periph: add Peripheral base class.
#11 opened Mar 23, 2020 by jfng Loading…
5
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.