This repository contains the hardware description for the work "Towards Hardware-in-the-Loop for Virtual Prototypes and RTL with VPiL".
The VPiL bus protocol can be found at in a co-existing repository for modularity, as the protocol is not bound to this specific hardware description or the RISC-V VP in particular.
Details of the implementation are partially described in this preprint.