Skip to content

Actions: YosysHQ/apicula

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
246 workflow runs
246 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Build examples using YoWASP Build examples using YoWASP #203: Scheduled
March 23, 2025 00:50 6h 0m 15s master
master
March 23, 2025 00:50 6h 0m 15s
Merge pull request #318 from yrabbit/dlldly Chipdb builder #923: Commit fedeada pushed by pepijndevos
March 20, 2025 11:54 1h 45m 46s 0.17
0.17
March 20, 2025 11:54 1h 45m 46s
Merge pull request #318 from yrabbit/dlldly Chipdb builder #922: Commit fedeada pushed by yrabbit
March 20, 2025 10:00 1h 50m 14s master
master
March 20, 2025 10:00 1h 50m 14s
Implement the DLLDLY primitive. Chipdb builder #921: Pull request #318 synchronize by yrabbit
March 19, 2025 23:13 1h 45m 48s yrabbit:dlldly
yrabbit:dlldly
March 19, 2025 23:13 1h 45m 48s
Implement the DLLDLY primitive. Chipdb builder #920: Pull request #318 synchronize by yrabbit
March 19, 2025 11:05 1h 45m 15s yrabbit:dlldly
yrabbit:dlldly
March 19, 2025 11:05 1h 45m 15s
Merge pull request #314 from yrabbit/seg-clocks Chipdb builder #919: Commit 9e8f061 pushed by yrabbit
March 19, 2025 10:22 1h 44m 57s master
master
March 19, 2025 10:22 1h 44m 57s
Add segmented clock wires. Chipdb builder #918: Pull request #314 synchronize by yrabbit
March 19, 2025 07:55 1h 45m 59s yrabbit:seg-clocks
yrabbit:seg-clocks
March 19, 2025 07:55 1h 45m 59s
Add segmented clock wires. Chipdb builder #917: Pull request #314 synchronize by yrabbit
March 18, 2025 22:40 1h 47m 56s yrabbit:seg-clocks
yrabbit:seg-clocks
March 18, 2025 22:40 1h 47m 56s
Add segmented clock wires. Chipdb builder #916: Pull request #314 synchronize by yrabbit
March 18, 2025 12:24 48m 41s yrabbit:seg-clocks
yrabbit:seg-clocks
March 18, 2025 12:24 48m 41s
Build examples using YoWASP Build examples using YoWASP #202: Scheduled
March 16, 2025 00:50 3h 48m 14s master
master
March 16, 2025 00:50 3h 48m 14s
Merge pull request #317 from yrabbit/pll-hclk Chipdb builder #915: Commit 8401e32 pushed by yrabbit
March 12, 2025 09:12 1h 44m 37s master
master
March 12, 2025 09:12 1h 44m 37s
Merge pull request #316 from yrabbit/clkdiv-clkdiv2 Chipdb builder #914: Commit bf6309b pushed by pepijndevos
March 12, 2025 07:44 1h 47m 12s 0.16
0.16
March 12, 2025 07:44 1h 47m 12s
Implement the DLLDLY primitive. Chipdb builder #913: Pull request #318 opened by yrabbit
March 12, 2025 02:11 26m 26s yrabbit:dlldly
yrabbit:dlldly
March 12, 2025 02:11 26m 26s
Build examples using YoWASP Build examples using YoWASP #201: Scheduled
March 9, 2025 00:39 9m 9s master
master
March 9, 2025 00:39 9m 9s
Add HCLK wires to PLL. Chipdb builder #912: Pull request #317 opened by yrabbit
March 7, 2025 00:43 1h 42m 1s yrabbit:pll-hclk
yrabbit:pll-hclk
March 7, 2025 00:43 1h 42m 1s
Merge pull request #316 from yrabbit/clkdiv-clkdiv2 Chipdb builder #911: Commit bf6309b pushed by yrabbit
March 3, 2025 22:51 1h 43m 40s master
master
March 3, 2025 22:51 1h 43m 40s
Merge pull request #315 from yrabbit/fix-clkdiv-tests Chipdb builder #910: Commit b760177 pushed by yrabbit
March 3, 2025 20:57 1h 40m 29s master
master
March 3, 2025 20:57 1h 40m 29s
Implement CLKDIV2 and CLKDIV for all boards. Chipdb builder #909: Pull request #316 opened by yrabbit
March 3, 2025 11:09 1h 42m 37s yrabbit:clkdiv-clkdiv2
yrabbit:clkdiv-clkdiv2
March 3, 2025 11:09 1h 42m 37s
Build examples using YoWASP Build examples using YoWASP #200: Scheduled
March 2, 2025 00:47 9m 3s master
master
March 2, 2025 00:47 9m 3s
Update tangnano4k.cst Chipdb builder #908: Commit 5148679 pushed by yrabbit
February 27, 2025 00:58 1h 40m 27s master
master
February 27, 2025 00:58 1h 40m 27s
Merge pull request #311 from yrabbit/dff-inputs-0 Chipdb builder #907: Commit ddeb07f pushed by yrabbit
February 25, 2025 21:06 1h 40m 56s master
master
February 25, 2025 21:06 1h 40m 56s
Fix the CLKDIV examples. Chipdb builder #906: Pull request #315 opened by yrabbit
February 25, 2025 21:01 1h 44m 54s yrabbit:fix-clkdiv-tests
yrabbit:fix-clkdiv-tests
February 25, 2025 21:01 1h 44m 54s
Add segmented clock wires. Chipdb builder #905: Pull request #314 opened by yrabbit
February 24, 2025 01:42 1h 40m 0s yrabbit:seg-clocks
yrabbit:seg-clocks
February 24, 2025 01:42 1h 40m 0s
Unpack a DFFs with separated inputs from LUTs. Chipdb builder #904: Pull request #311 synchronize by yrabbit
February 24, 2025 01:10 1h 41m 10s yrabbit:dff-inputs-0
yrabbit:dff-inputs-0
February 24, 2025 01:10 1h 41m 10s
Merge pull request #313 from yrabbit/y Chipdb builder #903: Commit 8857bce pushed by yrabbit
February 23, 2025 22:20 1h 39m 32s master
master
February 23, 2025 22:20 1h 39m 32s