Skip to content
CI

Split SystemVerilog, Verilog and VHDL #291

Sign in to view logs

Split SystemVerilog, Verilog and VHDL

Split SystemVerilog, Verilog and VHDL #291

Triggered via push October 9, 2024 18:31
@deathaxedeathaxe
pushed d58fc82
develop
Status Success
Total duration 23s
Artifacts –

ci.yaml

on: push
build
10s
build
Fit to window
Zoom out
Zoom in