Skip to content
View SparcLab's full-sized avatar
Block or Report

Block or report SparcLab

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. OpenSERDES OpenSERDES Public

    Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.

    Verilog 124 29

  2. X-DeepSCA X-DeepSCA Public

    Power side-channel traces from the Atmega microcontroller and the codes for cross-device deep learning side-channel attack (X-DeepSCA)

    Python 6 1

  3. Syn-STELLAR Syn-STELLAR Public

    Verilog 2

  4. Sparclab-RF-PUF-Dataset Sparclab-RF-PUF-Dataset Public

    A dataset containing 30 Xbee S2C transmitter data for both including and excluding wireless channel

    2

  5. CS-Audio CS-Audio Public

    Test inputs to CS-Audio and recovered audio files

  6. SCNIFFER SCNIFFER Public