Skip to content

OmniaMohamed12/ALU-Verification-using-SystemVerilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ALU-Verification-using-SystemVerilog

Graduation project of ITI Digital IC Verification Internship.

Design

photo_5868733941815558322_y

Architecture

architecture

Simulation Result

result_wave1

Coverage

image

Code Coverage

photo_5868733941815558337_w

About

Graduation project of ITI Digital IC Verification Internship

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages