Some VHDL code gen is repeated per module #253
JulianKemmerer
started this conversation in
General
Replies: 1 comment
-
|
Similar question for reverse: ex. constant shift right and left |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
around things like dereferencing struct/record variables using locally declared vhdl functions... make into not repeated modules that are instantiated instead?
Beta Was this translation helpful? Give feedback.
All reactions