Online documentation

[Paebbels]

Translated HTML documentation to reST and integrated it into a ReadTheDocs flow. Example: http://fphdl.readthedocs.io/en/docs/synplicity.html

[JimLewis]

Hi Patrick,

I noticed you put this on a github site rather than a gitlab site.

I would be cautious about mixing it with the open source library. Perhaps these are derivatives of from the same branch the IEEE code that was donated to IEEE. This is something that IEEE could
claim and David would have to argue with them about it. I would not want them trying to make similar claims about any of the other sources in that library.

OTOH, if it is on the gitlab site, we have some control of whether a library is public or not and we could potentially make something temporarily not available to the general community at IEEE's request.

OTOH, putting it on the IEEE gitlab site does admit that maybe it does belong to IEEE, so I am not really sure how to handle it. I really don't want it in the same pool of code where OSVVM may end up.

Jim

On 10/11/2016 3:04 AM, Patrick Lehmann wrote:

Translated HTML documentation to reST and integrated it into a ReadTheDocs flow. Example: http://fphdl.readthedocs.io/en/docs/synplicity.html

---

    You can view, comment on, or merge this pull request online at:

#1

    Commit Summary

• Initial translation from HTML to restructured text (reST).

• Added ReadTheDocs configuration file.

  File Changes
  

• A .gitignore https://github.com/VHDL/fphdl/pull/1/files#diff-0 (1)

• A docs/Makefile https://github.com/VHDL/fphdl/pull/1/files#diff-1 (225)

• A docs/additions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-2 (17)

• A docs/altera.rst https://github.com/VHDL/fphdl/pull/1/files#diff-3 (14)

• A docs/cadence_ncvhdl.rst https://github.com/VHDL/fphdl/pull/1/files#diff-4 (15)

• A docs/cadence_rc.rst https://github.com/VHDL/fphdl/pull/1/files#diff-5 (25)

• A docs/conf.py https://github.com/VHDL/fphdl/pull/1/files#diff-6 (348)

• A docs/fixed_float_types.rst https://github.com/VHDL/fphdl/pull/1/files#diff-7 (4)

• A docs/fixed_pkg.rst https://github.com/VHDL/fphdl/pull/1/files#diff-8 (4)

• A docs/float_pkg.rst https://github.com/VHDL/fphdl/pull/1/files#diff-9 (4)

• A docs/fpfaq.rst https://github.com/VHDL/fphdl/pull/1/files#diff-10 (172)

• A docs/ieee.numeric_std.rst https://github.com/VHDL/fphdl/pull/1/files#diff-11 (4)

• A docs/ieee.std_logic_1164.rst https://github.com/VHDL/fphdl/pull/1/files#diff-12 (4)

• A docs/index.rst https://github.com/VHDL/fphdl/pull/1/files#diff-13 (116)

• A docs/leonardo.rst https://github.com/VHDL/fphdl/pull/1/files#diff-14 (18)

• A docs/make.bat https://github.com/VHDL/fphdl/pull/1/files#diff-15 (281)

• A docs/modelsim.rst https://github.com/VHDL/fphdl/pull/1/files#diff-16 (28)

• A docs/modeltech.rst https://github.com/VHDL/fphdl/pull/1/files#diff-17 (16)

• A docs/new.rst https://github.com/VHDL/fphdl/pull/1/files#diff-18 (15)

• A docs/numeric_std_additions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-19 (74)

• A docs/numeric_std_addtions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-20 (74)

• A docs/numeric_std_unsigned.rst https://github.com/VHDL/fphdl/pull/1/files#diff-21 (47)

• A docs/standard_additions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-22 (65)

• A docs/std.env.rst https://github.com/VHDL/fphdl/pull/1/files#diff-23 (4)

• A docs/std.standard.rst https://github.com/VHDL/fphdl/pull/1/files#diff-24 (4)

• A docs/std.textio.rst https://github.com/VHDL/fphdl/pull/1/files#diff-25 (4)

• A docs/std_logic_1164_additions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-26 (77)

• A docs/std_textio_additions.rst https://github.com/VHDL/fphdl/pull/1/files#diff-27 (44)

• A docs/synopsys.rst https://github.com/VHDL/fphdl/pull/1/files#diff-28 (46)

• A docs/synplicity.rst https://github.com/VHDL/fphdl/pull/1/files#diff-29 (29)

• A docs/tools.rst https://github.com/VHDL/fphdl/pull/1/files#diff-30 (30)

• A docs/vcs.rst https://github.com/VHDL/fphdl/pull/1/files#diff-31 (14)

• A docs/vhdl.rst https://github.com/VHDL/fphdl/pull/1/files#diff-32 (58)

• A docs/xilinx.rst https://github.com/VHDL/fphdl/pull/1/files#diff-33 (33)

• A docs/xilinx_11.rst https://github.com/VHDL/fphdl/pull/1/files#diff-34 (25)

• A readthedocs.yml https://github.com/VHDL/fphdl/pull/1/files#diff-35 (5)

• A requirements.txt https://github.com/VHDL/fphdl/pull/1/files#diff-36 (1)

  Patch Links:
  

• https://github.com/VHDL/fphdl/pull/1.patch

• https://github.com/VHDL/fphdl/pull/1.diff

—
You are receiving this because you are subscribed to this thread.
Reply to this email directly, view it on GitHub #1, or mute the thread
https://github.com/notifications/unsubscribe-auth/AB0YHfwpJV-lHyz-84fB2v-HODLCvyqMks5qy188gaJpZM4KTdav.

Jim Lewis                                  [email protected]
VHDL Training Expert                       http://www.SynthWorks.com
IEEE VHDL Working Group Chair
OSVVM, Chief Architect and Cofounder
1-503-590-4787

[Paebbels]

Hello Jim,

as far as I found out, the uploaded packages don't contain the VHDL-2008 bugfixes. The packages are taken from http://www.supernova.thistlethwaites.com/fphdl/. The bugfixes are going to be stored on GitLab.com => IEEE-P1076/Packages as the other P1076 stuff is stored.

I proposed a separate repository called "fphdl" to have some distance to CoreLib until we figure out what's included. His packages were formerly hosted on eda.org or vhdl.org.