Skip to content
View AugustusWillisWang's full-sized avatar
104 followers · 26 following
  • Beijing
  • 08:55 (UTC +08:00)

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: QuickdrawAchievement: StarstruckAchievement: Pull Sharkx3Achievement: Arctic Code Vault Contributor
BetaSend feedback

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: QuickdrawAchievement: StarstruckAchievement: Pull Sharkx3Achievement: Arctic Code Vault Contributor
BetaSend feedback

Highlights

  • Pro

Organizations

@nscscc2019 @OpenXiangShan
Block or Report

Block or report AugustusWillisWang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AugustusWillisWang/README.md

Hi there 👋

  • I am currently working on CPU micro‑architecture, mainly focus on the design of the load store unit (LSU)
  • Used to be the maintainer of XiangShan processor's load store unit (LSU)
  • Fan of Falcom 軌跡 Series and Genshin Impact 🌟

Pinned

  1. OpenXiangShan/XiangShan OpenXiangShan/XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 4.4k 610

  2. OSCPU/NutShell OSCPU/NutShell Public

    RISC-V SoC designed by students in UCAS

    Scala 1.3k 233

  3. nscscc2019/MIRROR-SWAMP nscscc2019/MIRROR-SWAMP Public

    MIRROR_SWAMP is a MIPS processor capable of booting linux, and it is specially optimized for DDR3 memory access pattern.

    Verilog 6 2

  4. OpenXiangShan/difftest OpenXiangShan/difftest Public

    Co-simulation framework for Xiangshan

    C++ 95 56