Full decoding/encoding and instrumentation support for SVE/SIMD instructions on AArch64” #29008
Description
Description
Requested functionality:
Extend instr_decode/instr_encode to cover SVE (Scalable Vector Extension) and advanced SIMD instructions on AArch64.
Ensure instrumentation (insertion, trace, clean calls) works in presence of SVE.
Provide sample clients or tests covering SVE workloads.
Usage: Tooling for high‑performance computing, ARM server workloads, HPC instrumentation.
Current gap: Mentioned as “not yet ported” in release notes.
Implementation: Likely substantial work in the backend, installation of tests, validation on hardware.
Warning: Please confirm that this issue does not contain any sensitive information
- I confirm this issue does not contain any sensitive information.