{"payload":{"header_redesign_enabled":false,"results":[{"id":"762715377","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"xver/icecream_sv","hl_trunc_description":"IceCream for SystemVerilog: Never use $display and `uvm_info to debug SystemVerilog again.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":762715377,"name":"icecream_sv","owner_id":22307803,"owner_login":"xver","updated_at":"2024-03-08T15:41:15.872Z","has_issues":true}},"sponsorable":true,"topics":["debugging","debug","systemverilog","verilog-hdl","icecream","debugging-tools","systemverilog-hdl","systemverilog-simulation","systemverilog-developer","systemverilog-test-bench"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Axver%252Ficecream_sv%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/xver/icecream_sv/star":{"post":"Dj5U4XokT4_qSOIOLO9Kgv1ZUY_9Lo_qu1hJjbOa73ZZe38xneV-RGvhQQCtYl3yqadwzb93ffqIV7seeGmh5A"},"/xver/icecream_sv/unstar":{"post":"TMpVaFMqnRvg4-BvZYvl2ZujuVw-cmNQaaOoet21RaDzICawNsyEEhaaHYUV-0ci_fMDSHKXeLbTEs_g_6T-_g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"07VFNcS5KbesjHBFRrB4JAjoZBrC01F0KM296skQEqLHu2Fejh2f_1GgTZjLeetH1CFnuXToz-RSsqugKy4Jnw"}}},"title":"Repository search results"}