{"payload":{"header_redesign_enabled":false,"results":[{"id":"173054887","archived":false,"color":"#b2b7f8","followers":648,"has_funding_file":false,"hl_name":"xiaop1/Verilog-Practice","hl_trunc_description":"HDLBits website practices & solutions","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":173054887,"name":"Verilog-Practice","owner_id":8748564,"owner_login":"xiaop1","updated_at":"2023-12-27T10:54:18.766Z","has_issues":true}},"sponsorable":false,"topics":["practice","verilog","hdlbits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":139,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Axiaop1%252FVerilog-Practice%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/xiaop1/Verilog-Practice/star":{"post":"JwGx0M7HOyspLRQ9eEdHobLGD9AF0CBXHYR786r-Dakwve-CZUEpF4AVeQd6akjQpGOMAd_6HT7nIFt5YLwtig"},"/xiaop1/Verilog-Practice/unstar":{"post":"8CegQVobLvDVAzFLsBpjKQZUxp7LbtMdUS8H_kvaHBVG0ufzJ_KwK_2NhEhWu4jOqwcWyCejz3Az5WsdBaBhAQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mFhEt1RZJTDH_fHXzFGPFbjKROtT8tOe0gkcKm8AhafTTrW6HmP_KBPADMC2DBa4b8upiZAEqjpYWByOK1dW_Q"}}},"title":"Repository search results"}