-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathehrbl.kibot.yaml
212 lines (196 loc) Β· 4.69 KB
/
ehrbl.kibot.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
# Gerber and drill files for JLCPCB, without stencil
# URL: https://jlcpcb.com/
# Based on setting used by revxlp (https://gitlab.com/lpgalaxy/revxlp)
kibot:
version: 1
preflight:
erc: true
drc:
enabled: true
ignore_unconnected: false
fill_zones: true
variants:
- name: board
comment: Main board
type: kibom
variant: board
pre_transform:
- fix_rotation
- name: case
comment: double sided pg1350 for case
type: kibom
file_id: case
variant: case
pre_transform:
- variant_rename
- fix_rotation
filters:
- name: variant_rename
comment: switch 1350
type: var_rename
separator: ":"
variant_to_value: false
- name: fix_rotation
comment: Adjust rotation for JLC
type: rot_footprint
negative_bottom: false
invert_bottom: true
rotations:
- ["^SOIC-16*", 270.0]
- ["^SOT-23", 0.0]
- ["^SW_SPDT_PCM12", 180.0]
- ["^Panasonic_EVQPUL_.*", 90.0]
- ["^D_.*", 180.0]
- ["^R_.*", 180.0]
- name: only_jlc_parts
comment: Only parts with JLC code
type: generic
include_only:
- column: "LCSC"
regex: '^C\d+'
outputs:
- name: SCHEMATIC
comment: Schematic in SVG format
type: svg_sch_print
options:
output: "%i.%x"
- name: EDGES
comment: Edge Cut SVG used for case generation
type: svg
dir: case
layers:
- User.Eco2
options:
drill_marks: none
use_aux_axis_as_origin: true
output: "%f-edges.%x"
- name: CASE_DRILL
comment: Drill file for case
type: excellon
dir: case
options:
pth_and_npth_single_file: true
metric_units: true
route_mode_for_oval_holes: false
use_aux_axis_as_origin: true
output: "%f-%i.%x"
- name: JLCPCB_GERBERS
comment: Gerbers compatible with JLCPCB
type: gerber
dir: JLCPCB
options: &gerber_options
output: "%f-%i%I.%x"
exclude_edge_layer: true
exclude_pads_from_silkscreen: true
plot_sheet_reference: false
plot_footprint_refs: true
plot_footprint_values: false
force_plot_invisible_refs_vals: false
tent_vias: true
use_protel_extensions: true
create_gerber_job_file: false
disable_aperture_macros: true
gerber_precision: 4.6
use_gerber_x2_attributes: false
use_gerber_net_attributes: false
line_width: 0.1
subtract_mask_from_silk: true
inner_extension_pattern: ".gp%n"
layers:
- F.Cu
- B.Cu
- F.SilkS
- B.SilkS
- F.Mask
- B.Mask
- F.Paste
- B.Paste
- Edge.Cuts
- name: JLCPCB_DRILL
comment: Drill files compatible with JLCPCB
type: excellon
dir: JLCPCB
options:
pth_and_npth_single_file: false
pth_id: "PTH"
npth_id: "NPTH"
metric_units: true
map:
type: gerber
output: "%f-%i%I.%x"
route_mode_for_oval_holes: false
output: "%f-%i.%x"
- name: JLCPCB_POSITION
comment: Pick and place position file compatible with JLCPCB
type: position
options:
output: "%f_cpl_jlc.%x"
format: CSV
units: millimeters
separate_files_for_front_and_back: false
only_smd: false
columns:
- id: Ref
name: Designator
- Val
- Package
- id: PosX
name: "Mid X"
- id: PosY
name: "Mid Y"
- id: Rot
name: Rotation
- id: Side
name: Layer
- name: JLCPCB_BOM
comment: BoM for JLC
type: bom
options:
output: "%f_%i_jlc.%x"
exclude_filter: "only_jlc_parts"
ref_separator: ","
group_fields: ["Value", "Footprint", "LCSC"]
columns:
- field: Value
name: Comment
- field: References
name: Designator
- field: Footprint
name: Footprint
- field: "LCSC"
name: "LCSC Part #"
csv:
hide_pcb_info: true
hide_stats_info: true
quote_all: true
# - name: STEP
# comment: Board Step
# type: step
# run_by_default: true
# options:
# min_distance: 0.1
# output: '%f.%x'
- name: RENDER
type: blender_export
- name: ZIP_FAB
comment: ZIP file for JLCPCB
type: compress
options:
files:
- from_output: JLCPCB_GERBERS
dest: /
- from_output: JLCPCB_DRILL
dest: /
output: "JLCPCB/%f_jlc.zip"
- name: ZIP_ASSEMBLY
comment: Gerbers, Drill, Position and BOM files for JLCPCB
type: compress
options:
files:
- from_output: ZIP_FAB
dest: /
- from_output: JLCPCB_POSITION
dest: /
- from_output: JLCPCB_BOM
dest: /
output: "jlcpcb.zip"