-
Notifications
You must be signed in to change notification settings - Fork 3
/
CPU_New.v
470 lines (394 loc) · 8.95 KB
/
CPU_New.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
module CPU (
input wire clk,
input wire reset
);
// Fios de controle
wire PC_W;
wire Mem_W;
wire MDR_W;
wire RAA_W;
wire IR_W;
wire RB_W;
wire Reg_AB_W;
wire ALU_Out_Reg_W;
wire DivOuMultMemToReg;
wire WriteMemSrc;
wire PCWriteCond;
wire EPC_W;
wire HILO_W;
wire divOrMult;
wire [1:0] ShiftIn;
wire [1:0] ShiftAmt;
wire BHControl;
wire [1:0] EC_CTRL;
wire [1:0] regDST;
wire [1:0] CB;
wire [1:0] IorD;
wire [1:0] ALUSrcA;
wire [2:0] ALUSrcB;
wire [2:0] PCSource;
wire [2:0] memToReg;
wire [2:0] ALUControl;
wire [2:0] Shift;
// Fios de dados
wire Flag_Overflow;
wire Flag_Negativo;
wire Flag_Zero;
wire Flag_Igual;
wire not_Flag_Igual;
wire [4:0] Instr25_21;
wire [4:0] Instr20_16;
wire [4:0] MuxRegDst_Out;
wire [5:0] Instr31_26;
wire [31:0] PC_In;
wire [31:0] PC_Out;
wire [31:0] MuxIorD_Out;
wire [31:0] MuxWriteMemSrc_Out;
wire [31:0] Mem_Out;
wire [31:0] MDR_Out;
wire [31:0] RAA_Out;
wire [15:0] Instr15_0;
wire [31:0] MuxMemToReg_Out;
wire [31:0] RegReadData1A;
wire [31:0] RegReadData2B;
wire [31:0] MuxALUSrcA_Out;
wire [31:0] MuxALUSrcB_Out;
wire [31:0] ALU_Out_Fio;
assign not_Flag_Igual = ~Flag_Igual;
wire Flag_Maior;
wire not_Flag_Maior;
assign not_Flag_Maior = ~Flag_Maior;
wire Flag_Menor;
wire mux_branch_out;
wire divPor0;
wire AndOrPC_W_out;
wire [31:0] Reg_A_Out;
wire [31:0] Reg_B_Out;
wire [31:0] LOMult;
wire [31:0] HIMult;
wire [31:0] MuxDivMultHI_Out;
wire [31:0] HI_Out;
wire [31:0] MuxDivMultLO_Out;
wire [31:0] LO_Out;
wire [31:0] signExtend_out;
wire [31:0] shiftLeft32_out;
wire [31:0] mux_shiftIn_Out;
wire [4:0] mux_shiftAmt_Out;
wire [31:0] RegDesloc_Out;
wire [31:0] EPC_Out;
wire [31:0] address_routine;
wire [31:0] address_atual_pc;
wire [25:0] AuxiliarDesvioIncond;
assign AuxiliarDesvioIncond={Instr15_0,Instr20_16,Instr25_21};
wire [31:0] ShiftLeft26_28MaisPcIg32_out;
wire [31:0] storer_half_byte_Out;
wire [31:0] load_half_byte_Out;
wire [31:0] div_OutLO;
wire [31:0] div_OutHI;
wire [31:0] ALU_Out_Reg_Out;
wire [31:0] mux_PCSource_out;
wire [31:0] MUX_memoryToReg_out;
wire [31:0] mux_div_mult_out;
wire [1:0] EC_CTRL_fazNada;
Registrador PC(
clk,
reset,
AndOrPC_W_out,
PC_In,
PC_Out
);
//intanciamento do MuxWriteMemSrc, fio de saida já registrado
Memoria Mem (
MuxIorD_Out,
clk,
Mem_W,
MuxWriteMemSrc_Out,//valor a ser escrito
Mem_Out
);
Registrador MDR( //MemoryDataRegister
clk,
reset,
MDR_W,
Mem_Out,
MDR_Out
);
Registrador RAA( //Registrador Auxiliar ADDM
clk,
reset,
RAA_W,
Mem_Out,
RAA_Out
);
Instr_Reg IR(
clk,
reset,
IR_W,
Mem_Out,
Instr31_26, //OpCode
Instr25_21, //RS
Instr20_16, //RT
Instr15_0 //Offset ou Imediato
);
//intanciamento do MuxRegDst, fio de saida já registrado
//intanciamento do MuxMemToReg, fio de saida já registrado
Banco_Reg BancoDeReg(
clk,
reset,
RB_W,
Instr25_21,
Instr20_16,
MuxRegDst_Out,
MuxMemToReg_Out,
RegReadData1A,
RegReadData2B
);
Registrador Reg_A(
clk,
reset,
Reg_AB_W,
RegReadData1A,
Reg_A_Out
);
Registrador Reg_B(
clk,
reset,
Reg_AB_W,
RegReadData2B,
Reg_B_Out
);
//intanciamento do MuxALUSrcA, fio de saida já registrado
//intanciamento do MuxALUSrcB, fio de saida já registrado
ula32 ULA(
MuxALUSrcA_Out,
MuxALUSrcB_Out,
ALUControl,
ALU_Out_Fio,
Flag_Overflow,
Flag_Negativo,
Flag_Zero,
Flag_Igual,
Flag_Maior,
Flag_Menor
);
Registrador ALU_Out_Reg(
clk,
reset,
ALU_Out_Reg_W,
ALU_Out_Fio,
ALU_Out_Reg_Out
);
mux_RegDst MUX_reg_DST(
regDST,
Instr20_16,
Instr15_0[15:11],
MuxRegDst_Out
);
Mult Multiplicador(
clk,
reset,
Reg_A_Out,
Reg_B_Out,
LOMult,
HIMult
);
//intanciamento do MuxDivMultLO, fio de saida já registrado
Registrador HI(
clk,
reset,
HILO_W,
MuxDivMultHI_Out,
HI_Out
);
Registrador LO(
clk,
reset,
HILO_W,
MuxDivMultLO_Out,
LO_Out
);
sign_extend signExtend(
Instr15_0,
signExtend_out
);
shiftLeft32 shift_left_2(
signExtend_out,
shiftLeft32_out
);
mux_shiftIn MuxShiftIn(
ShiftIn,
Reg_A_Out,
Reg_B_Out,
signExtend_out, //imediato
mux_shiftIn_Out
);
mux_shiftAmt MuxShiftAmt(
ShiftAmt,
Reg_B_Out,
Instr15_0,
MDR_Out,
mux_shiftAmt_Out
);
RegDesloc RegDeDeslocamento(
clk,
reset,
Shift, //indica qual shift realizar
mux_shiftAmt_Out, //quantos shifts realizar
mux_shiftIn_Out,
RegDesloc_Out
);
exception_handler tratador_exception(
EC_CTRL,
PC_Out,
address_routine,
address_atual_pc
);
Registrador EPC(
clk,
reset,
EPC_W,
address_atual_pc,
EPC_Out
);
ShiftLeft26_28MaisPcIg32 ShiftLeft26Para28MaisPcIg32(
AuxiliarDesvioIncond,
PC_Out,
ShiftLeft26_28MaisPcIg32_out
);
mux_CB MUX_branch (
CB,
Flag_Igual,
not_Flag_Igual,
Flag_Maior,
not_Flag_Maior,
mux_branch_out
);
AndOrPC_W PCWriteAndCond(
mux_branch_out,
PCWriteCond,
PC_W,
AndOrPC_W_out
);
mux_alu_src_b MUX_aluSrc_B(
ALUSrcB,
Reg_B_Out,
signExtend_out,
MDR_Out,
shiftLeft32_out,
MuxALUSrcB_Out
);
storer_half_byte storeByteHalf(
BHControl,
MDR_Out,
Reg_B_Out,
storer_half_byte_Out
);
load_half_byte LoadByteHalf(
BHControl,
MDR_Out,
load_half_byte_Out
);
div divisor(
Reg_A_Out,
Reg_B_Out,
reset,
clk,
div_OutLO,
div_OutHI,
divPor0
);
mux_div_mult_Hi muxDivMultHi(
divOrMult,
div_OutHI,
HIMult,
MuxDivMultHI_Out
);
mux_div_mult_Lo muxDivMultLo(
divOrMult,
div_OutLO,
LOMult,
MuxDivMultLO_Out
);
mux_IorD MuxIOrD(
PC_Out,
ALU_Out_Reg_Out,
address_routine,// fiquei na duvida se o endereço da rotina tem que vir pra o PC
MuxIorD_Out,
IorD
);
mux_writememorysrc MuxWriteMem(
WriteMemSrc,
storer_half_byte_Out,
Reg_B_Out,
MuxWriteMemSrc_Out
);
mux_ALUSrca MuxALUSrcA(
ALUSrcA,
PC_Out,
RAA_Out,
Reg_A_Out,
MuxALUSrcA_Out
);
mux_PCSource MUX_PCSrc(
PCSource,
ShiftLeft26_28MaisPcIg32_out,
Reg_A_Out,
ALU_Out_Fio,
EPC_Out,
ALU_Out_Reg_Out,
load_half_byte_Out,
mux_PCSource_out
);
muxDivMult MUX_div_mult(
DivOuMultMemToReg,
LO_Out,
HI_Out,
mux_div_mult_out
);
mux_memToReg MUX_memoryToReg(
memToReg,
PC_Out,
Flag_Menor,
RegDesloc_Out,
mux_div_mult_out,
MDR_Out,
ALU_Out_Reg_Out,
load_half_byte_Out,
MuxMemToReg_Out
);
UnidadeDeControle ctrl_unit(
clk,
reset,
Instr15_0[5:0],
divPor0,
Instr31_26,
Flag_Overflow,
PC_W,
Mem_W,
MDR_W,
RAA_W,
IR_W,
RB_W,
Reg_AB_W,
EPC_W,
HILO_W,
ALU_Out_Reg_W,
PCWriteCond,
DivOuMultMemToReg,
divOrMult,
WriteMemSrc,
ShiftIn,
ShiftAmt,
EC_CTRL_fazNada,
regDST,
CB,
IorD,
ALUSrcA,
ALUSrcB,
PCSource,
memToReg,
Shift,
BHControl,
ALUControl,
EC_CTRL
);
endmodule