-
|
Hi, I can see that the verifier can print pre and post-conditions for each basic block. I was wondering if it is possible to get all register's states before and after each instruction from the verifier. Thank you. |
Beta Was this translation helpful? Give feedback.
Answered by
elazarg
Sep 3, 2024
Replies: 1 comment
-
|
Use the |
Beta Was this translation helpful? Give feedback.
0 replies
Answer selected by
elazarg
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Use the
--no-simplifyflag.