-
Notifications
You must be signed in to change notification settings - Fork 85
/
Copy pathConfig.soc.in
808 lines (731 loc) · 19.3 KB
/
Config.soc.in
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
config BR2_SOC_FAMILY_INGENIC_T10
bool
default y if BR2_SOC_INGENIC_T10L || BR2_SOC_INGENIC_T10N || BR2_SOC_INGENIC_T10A
config BR2_SOC_FAMILY_INGENIC_T20
bool
default y if BR2_SOC_INGENIC_T20L || BR2_SOC_INGENIC_T20N || BR2_SOC_INGENIC_T20X
config BR2_SOC_FAMILY_INGENIC_T21
bool
default y if BR2_SOC_INGENIC_T21L || BR2_SOC_INGENIC_T21N || BR2_SOC_INGENIC_T21X || BR2_SOC_INGENIC_T21Z || BR2_SOC_INGENIC_T21ZL
config BR2_SOC_FAMILY_INGENIC_T23
bool
default y if BR2_SOC_INGENIC_T23N || BR2_SOC_INGENIC_T23ZN
config BR2_SOC_FAMILY_INGENIC_T30
bool
default y if BR2_SOC_INGENIC_T30L || BR2_SOC_INGENIC_T30N || BR2_SOC_INGENIC_T30X || BR2_SOC_INGENIC_T30A
config BR2_SOC_FAMILY_INGENIC_T31
bool
default y if BR2_SOC_INGENIC_T31L || BR2_SOC_INGENIC_T31LC || BR2_SOC_INGENIC_T31N || BR2_SOC_INGENIC_T31X || BR2_SOC_INGENIC_T31A || BR2_SOC_INGENIC_T31AL || BR2_SOC_INGENIC_T31ZL || BR2_SOC_INGENIC_T31ZX
config BR2_SOC_FAMILY_INGENIC_T40
bool
default y if BR2_SOC_INGENIC_T40N || BR2_SOC_INGENIC_T40NN || BR2_SOC_INGENIC_T40XP || BR2_SOC_INGENIC_T40A
config BR2_SOC_FAMILY_INGENIC_T41
bool
default y if BR2_SOC_INGENIC_T41LQ || BR2_SOC_INGENIC_T41NQ || BR2_SOC_INGENIC_T41ZL || BR2_SOC_INGENIC_T41ZN || BR2_SOC_INGENIC_T41ZX || BR2_SOC_INGENIC_T41A
if FALSE
config BR2_SOC_FAMILY_64MB
bool
default y if BR2_SOC_INGENIC_T10L || BR2_SOC_INGENIC_T10N || BR2_SOC_INGENIC_T10A || BR2_SOC_INGENIC_T20L || BR2_SOC_INGENIC_T20N || BR2_SOC_INGENIC_T21L || BR2_SOC_INGENIC_T21N || BR2_SOC_INGENIC_T21Z || BR2_SOC_INGENIC_T21ZL || BR2_SOC_INGENIC_T21Z || BR2_SOC_INGENIC_T21ZL || BR2_SOC_INGENIC_T23N || BR2_SOC_INGENIC_T23ZN || BR2_SOC_INGENIC_T30L || BR2_SOC_INGENIC_T30N || BR2_SOC_INGENIC_T31L || BR2_SOC_INGENIC_T31LC || BR2_SOC_INGENIC_T31N || BR2_SOC_INGENIC_T31AL || BR2_SOC_INGENIC_T31ZL
config BR2_SOC_FAMILY_128MB
bool
default y if BR2_SOC_INGENIC_T20X || BR2_SOC_INGENIC_T21X || BR2_SOC_INGENIC_T30X || BR2_SOC_INGENIC_T30A || BR2_SOC_INGENIC_T31X || BR2_SOC_INGENIC_T31X || BR2_SOC_INGENIC_T31ZX
endif
choice
prompt "SoC Model"
help
Select the Ingenic SoC model for your device
config BR2_SOC_INGENIC_DUMMY
bool "Dummy (for toolchain)"
config BR2_SOC_INGENIC_T10L
bool "Ingenic T10L"
config BR2_SOC_INGENIC_T10N
bool "Ingenic T10N"
config BR2_SOC_INGENIC_T10A
bool "Ingenic T10A"
config BR2_SOC_INGENIC_T20L
bool "Ingenic T20L"
config BR2_SOC_INGENIC_T20N
bool "Ingenic T20N"
config BR2_SOC_INGENIC_T20X
bool "Ingenic T20X"
config BR2_SOC_INGENIC_T21L
bool "Ingenic T21L"
config BR2_SOC_INGENIC_T21N
bool "Ingenic T21N"
config BR2_SOC_INGENIC_T21X
bool "Ingenic T21X"
config BR2_SOC_INGENIC_T21Z
bool "Ingenic T21Z"
config BR2_SOC_INGENIC_T21ZL
bool "Ingenic T21ZL"
config BR2_SOC_INGENIC_T23N
bool "Ingenic T23N"
config BR2_SOC_INGENIC_T23ZN
bool "Ingenic T23ZN"
config BR2_SOC_INGENIC_T30L
bool "Ingenic T30L"
config BR2_SOC_INGENIC_T30N
bool "Ingenic T30N"
config BR2_SOC_INGENIC_T30X
bool "Ingenic T30X"
config BR2_SOC_INGENIC_T30A
bool "Ingenic T30A"
config BR2_SOC_INGENIC_T31L
bool "Ingenic T31L"
config BR2_SOC_INGENIC_T31LC
bool "Ingenic T31LC"
config BR2_SOC_INGENIC_T31N
bool "Ingenic T31N"
config BR2_SOC_INGENIC_T31X
bool "Ingenic T31X"
config BR2_SOC_INGENIC_T31A
bool "Ingenic T31A"
config BR2_SOC_INGENIC_T31AL
bool "Ingenic T31AL"
config BR2_SOC_INGENIC_T31ZL
bool "Ingenic T31ZL"
config BR2_SOC_INGENIC_T31ZX
bool "Ingenic T31ZX"
config BR2_SOC_INGENIC_T40N
bool "Ingenic T40N"
config BR2_SOC_INGENIC_T40NN
bool "Ingenic T40NN"
config BR2_SOC_INGENIC_T40XP
bool "Ingenic T40XP"
config BR2_SOC_INGENIC_T40A
bool "Ingenic T40A"
config BR2_SOC_INGENIC_T41LQ
bool "Ingenic T41LQ"
config BR2_SOC_INGENIC_T41NQ
bool "Ingenic T41NQ"
config BR2_SOC_INGENIC_T41ZL
bool "Ingenic T41ZL"
config BR2_SOC_INGENIC_T41ZN
bool "Ingenic T41ZN"
config BR2_SOC_INGENIC_T41ZX
bool "Ingenic T41ZX"
config BR2_SOC_INGENIC_T41A
bool "Ingenic T41A"
endchoice
menu "SoC Configuration"
choice
prompt "ISP Clock Speed"
default BR2_ISP_CLK_125MHZ if BR2_SOC_FAMILY_INGENIC_T31
default BR2_ISP_CLK_200MHZ if BR2_SOC_FAMILY_INGENIC_T23
default BR2_ISP_CLK_200MHZ if BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
default BR2_ISP_CLK_90MHZ
help
Choose the ISP clock speed from the predefined options.
config BR2_ISP_CLK_90MHZ
bool "90 MHz"
config BR2_ISP_CLK_100MHZ
bool "100 MHz"
config BR2_ISP_CLK_125MHZ
bool "125 MHz"
config BR2_ISP_CLK_150MHZ
bool "150 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T30 || BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23
config BR2_ISP_CLK_175MHZ
bool "175 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_200MHZ
bool "200 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_220MHZ
bool "220 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_225MHZ
bool "225 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_250MHZ
bool "250 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_300MHZ
bool "300 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
config BR2_ISP_CLK_350MHZ
bool "350 MHz"
depends on BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T41
endchoice
choice
prompt "ISP Memory Optimization Level"
depends on BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T31
default BR2_ISP_MEMOPT_1 if BR2_SOC_INGENIC_T23N || BR2_SOC_INGENIC_T23ZN || BR2_SOC_INGENIC_T31L || BR2_SOC_INGENIC_T31LC || BR2_SOC_INGENIC_T31N || BR2_SOC_INGENIC_T31AL || BR2_SOC_INGENIC_T31ZL
help
Select the memory optimization level for the ISP.
config BR2_ISP_MEMOPT_0
bool "Optimize Disabled"
help
Disables the ISP memory optimization.
config BR2_ISP_MEMOPT_1
bool "Optimize Level 1"
help
Enable ISP memory optimization - Leve 1 - Bypass Lynne + BGM
config BR2_ISP_MEMOPT_2
bool "Optimize Level 2"
help
Enable ISP memory optimization - Leve 2 - Bypass Lynne + BGM + Ass
config BR2_ISP_MEMOPT_3
bool "Optimize Level 3"
help
Enable ISP memory optimization - Leve 3 - Normal
endchoice
if FALSE
if BR2_SOC_FAMILY_INGENIC_T31
menuconfig BR2_ISP_DAY_NIGHT_SWITCH_DROP_FRAME
bool "ISP Day/Night switch drop frame number"
if BR2_ISP_DAY_NIGHT_SWITCH_DROP_FRAME
config BR2_ISP_DAY_NIGHT_SWITCH_DROP_FRAME_NUM_VALUE
int "Number of frames to drop"
default 0
help
Specify the exact number of frames to drop during the switch.
This setting is only active if the drop frame feature is enabled.
endif
menuconfig BR2_ISP_CH0_PRE_DEQUEUE_TIME
bool "ISP Pre-dequeue Time for Channel 0"
if BR2_ISP_CH0_PRE_DEQUEUE_TIME
config BR2_ISP_CH0_PRE_DEQUEUE_TIME_VALUE
int "Pre-dequeue time in milliseconds"
default 0
help
Specify the exact pre-dequeue time for channel 0 in milliseconds.
This setting is only active if the pre-dequeue time feature is enabled.
endif
menuconfig BR2_ISP_CH0_PRE_DEQUEUE_INTERRUPT_PROCESS
bool "ISP Pre-dequeue Interrupt Processing for Channel 0"
if BR2_ISP_CH0_PRE_DEQUEUE_INTERRUPT_PROCESS
config BR2_ISP_CH0_PRE_DEQUEUE_INTERRUPT_PROCESS_VALUE
int "Interrupt processing time"
default 0
help
Specify the interrupt processing time for pre-dequeue for channel 0.
This setting is only active if the feature is enabled.
endif
menuconfig BR2_ISP_CH0_PRE_DEQUEUE_VALID_LINES
bool "ISP Valid Lines for Pre-dequeue for Channel 0"
if BR2_ISP_CH0_PRE_DEQUEUE_VALID_LINES
config BR2_ISP_CH0_PRE_DEQUEUE_VALID_LINES_VALUE
int "Pre-dequeue valid lines"
default 0
help
Specify the number of valid lines for pre-dequeue for channel 0.
This setting is only active if the feature is enabled.
endif
endif
endif
choice
prompt "AVPU Clock Speed"
default BR2_AVPU_CLK_400MHZ
depends on BR2_SOC_FAMILY_INGENIC_T31
help
Choose the ISP clock speed from the predefined options.
config BR2_AVPU_CLK_400MHZ
bool "400 MHz"
config BR2_AVPU_CLK_450MHZ
bool "450 MHz"
config BR2_AVPU_CLK_486MHZ
bool "486 MHz"
config BR2_AVPU_CLK_500MHZ
bool "500 MHz"
config BR2_AVPU_CLK_550MHZ
bool "550 MHz"
config BR2_AVPU_CLK_600MHZ
bool "600 MHz"
config BR2_AVPU_CLK_650MHZ
bool "650 MHz"
config BR2_AVPU_CLK_700MHZ
bool "700 MHz"
endchoice
choice
prompt "AVPU Clock Source"
default BR2_AVPU_INTERNAL
depends on BR2_SOC_FAMILY_INGENIC_T31
help
Select the clock source for the AVPU
config BR2_AVPU_MPLL
bool "MPLL"
config BR2_AVPU_VPLL
bool "VPLL"
config BR2_AVPU_INTERNAL
bool "Module Internal"
endchoice
choice
prompt "ISP Clock Source"
default BR2_ISP_CLK_SCLKA
depends on BR2_SOC_FAMILY_INGENIC_T23
help
Select the clock source for the AVPU
config BR2_ISP_CLK_SCLKA
bool "SCLKA_CLK"
endchoice
choice
prompt "ISP Clock-A Source"
default BR2_ISP_CLKA_SCLKA
depends on BR2_SOC_FAMILY_INGENIC_T23
help
Select the clock source for the AVPU
config BR2_ISP_CLKA_SCLKA
bool "SCLKA_CLK"
endchoice
choice
prompt "ISP Clock-A Speed"
default BR2_ISP_CLKA_400MHZ
depends on BR2_SOC_FAMILY_INGENIC_T23
help
Choose the ISP clock speed from the predefined options.
config BR2_ISP_CLKA_400MHZ
bool "400 MHz"
config BR2_ISP_CLKA_450MHZ
bool "450 MHz"
config BR2_ISP_CLKA_486MHZ
bool "486 MHz"
config BR2_ISP_CLKA_500MHZ
bool "500 MHz"
config BR2_ISP_CLKA_550MHZ
bool "550 MHz"
config BR2_ISP_CLKA_600MHZ
bool "600 MHz"
config BR2_ISP_CLKA_650MHZ
bool "650 MHz"
config BR2_ISP_CLKA_700MHZ
bool "700 MHz"
endchoice
choice
prompt "ISP Reserved RAM"
depends on BR2_THINGINO_DEV_EXPERIMENTAL
default BR2_RMEM_32
help
Specify reserved memory for the ISP in MB.
config BR2_RMEM_0
bool "0 MB"
config BR2_RMEM_1
bool "1 MB"
config BR2_RMEM_2
bool "2 MB"
config BR2_RMEM_3
bool "3 MB"
config BR2_RMEM_4
bool "4 MB"
config BR2_RMEM_5
bool "5 MB"
config BR2_RMEM_6
bool "6 MB"
config BR2_RMEM_7
bool "7 MB"
config BR2_RMEM_8
bool "8 MB"
config BR2_RMEM_9
bool "9 MB"
config BR2_RMEM_10
bool "10 MB"
config BR2_RMEM_11
bool "11 MB"
config BR2_RMEM_12
bool "12 MB"
config BR2_RMEM_13
bool "13 MB"
config BR2_RMEM_14
bool "14 MB"
config BR2_RMEM_15
bool "15 MB"
config BR2_RMEM_16
bool "16 MB"
config BR2_RMEM_17
bool "17 MB"
config BR2_RMEM_18
bool "18 MB"
config BR2_RMEM_19
bool "19 MB"
config BR2_RMEM_20
bool "20 MB"
config BR2_RMEM_21
bool "21 MB"
config BR2_RMEM_22
bool "22 MB"
config BR2_RMEM_23
bool "23 MB"
config BR2_RMEM_24
bool "24 MB"
config BR2_RMEM_25
bool "25 MB"
config BR2_RMEM_26
bool "26 MB"
config BR2_RMEM_27
bool "27 MB"
config BR2_RMEM_28
bool "28 MB"
config BR2_RMEM_29
bool "29 MB"
config BR2_RMEM_30
bool "30 MB"
config BR2_RMEM_31
bool "31 MB"
config BR2_RMEM_32
bool "32 MB"
config BR2_RMEM_33
bool "33 MB"
config BR2_RMEM_34
bool "34 MB"
config BR2_RMEM_35
bool "35 MB"
config BR2_RMEM_36
bool "36 MB"
config BR2_RMEM_37
bool "37 MB"
config BR2_RMEM_38
bool "38 MB"
config BR2_RMEM_39
bool "39 MB"
config BR2_RMEM_40
bool "40 MB"
config BR2_RMEM_41
bool "41 MB"
config BR2_RMEM_42
bool "42 MB"
config BR2_RMEM_43
bool "43 MB"
config BR2_RMEM_44
bool "44 MB"
config BR2_RMEM_45
bool "45 MB"
config BR2_RMEM_46
bool "46 MB"
config BR2_RMEM_47
bool "47 MB"
config BR2_RMEM_48
bool "48 MB"
config BR2_RMEM_49
bool "49 MB"
config BR2_RMEM_50
bool "50 MB"
config BR2_RMEM_51
bool "51 MB"
config BR2_RMEM_52
bool "52 MB"
config BR2_RMEM_53
bool "53 MB"
config BR2_RMEM_54
bool "54 MB"
config BR2_RMEM_55
bool "55 MB"
config BR2_RMEM_56
bool "56 MB"
config BR2_RMEM_57
bool "57 MB"
config BR2_RMEM_58
bool "58 MB"
config BR2_RMEM_59
bool "59 MB"
config BR2_RMEM_60
bool "60 MB"
config BR2_RMEM_61
bool "61 MB"
config BR2_RMEM_62
bool "62 MB"
config BR2_RMEM_63
bool "63 MB"
config BR2_RMEM_64
bool "64 MB"
config BR2_RMEM_65
bool "65 MB"
config BR2_RMEM_66
bool "66 MB"
config BR2_RMEM_67
bool "67 MB"
config BR2_RMEM_68
bool "68 MB"
config BR2_RMEM_69
bool "69 MB"
config BR2_RMEM_70
bool "70 MB"
config BR2_RMEM_71
bool "71 MB"
config BR2_RMEM_72
bool "72 MB"
config BR2_RMEM_73
bool "73 MB"
config BR2_RMEM_74
bool "74 MB"
config BR2_RMEM_75
bool "75 MB"
config BR2_RMEM_76
bool "76 MB"
config BR2_RMEM_77
bool "77 MB"
config BR2_RMEM_78
bool "78 MB"
config BR2_RMEM_79
bool "79 MB"
config BR2_RMEM_80
bool "80 MB"
config BR2_RMEM_81
bool "81 MB"
config BR2_RMEM_82
bool "82 MB"
config BR2_RMEM_83
bool "83 MB"
config BR2_RMEM_84
bool "84 MB"
config BR2_RMEM_85
bool "85 MB"
config BR2_RMEM_86
bool "86 MB"
config BR2_RMEM_87
bool "87 MB"
config BR2_RMEM_88
bool "88 MB"
config BR2_RMEM_89
bool "89 MB"
config BR2_RMEM_90
bool "90 MB"
config BR2_RMEM_91
bool "91 MB"
config BR2_RMEM_92
bool "92 MB"
config BR2_RMEM_93
bool "93 MB"
config BR2_RMEM_94
bool "94 MB"
config BR2_RMEM_95
bool "95 MB"
config BR2_RMEM_96
bool "96 MB"
config BR2_RMEM_97
bool "97 MB"
config BR2_RMEM_98
bool "98 MB"
config BR2_RMEM_99
bool "99 MB"
config BR2_RMEM_100
bool "100 MB"
config BR2_RMEM_101
bool "101 MB"
config BR2_RMEM_102
bool "102 MB"
config BR2_RMEM_103
bool "103 MB"
config BR2_RMEM_104
bool "104 MB"
config BR2_RMEM_105
bool "105 MB"
config BR2_RMEM_106
bool "106 MB"
config BR2_RMEM_107
bool "107 MB"
config BR2_RMEM_108
bool "108 MB"
config BR2_RMEM_109
bool "109 MB"
config BR2_RMEM_110
bool "110 MB"
config BR2_RMEM_111
bool "111 MB"
config BR2_RMEM_112
bool "112 MB"
config BR2_RMEM_113
bool "113 MB"
config BR2_RMEM_114
bool "114 MB"
config BR2_RMEM_115
bool "115 MB"
config BR2_RMEM_116
bool "116 MB"
config BR2_RMEM_117
bool "117 MB"
config BR2_RMEM_118
bool "118 MB"
config BR2_RMEM_119
bool "119 MB"
config BR2_RMEM_120
bool "120 MB"
config BR2_RMEM_121
bool "121 MB"
config BR2_RMEM_122
bool "122 MB"
config BR2_RMEM_123
bool "123 MB"
config BR2_RMEM_124
bool "124 MB"
config BR2_RMEM_125
bool "125 MB"
config BR2_RMEM_126
bool "126 MB"
config BR2_RMEM_127
bool "127 MB"
config BR2_RMEM_128
bool "128 MB"
endchoice
config BR2_THINGINO_GPIO_LIST
string "GPIO Enable List"
help
Specify a comma-separated list of GPIOs to configure at boot. Each GPIO
number can be followed by 'O' for high or 'o' for low to set its state.
For example:
6O # Set GPIO 6 high
60o # Set GPIO 60 low
20O # Set GPIO 20 high
Example full list: 6O,60o,20O
The configuration is written to /etc/gpio.conf and applied at boot time
by the init script.
config BR2_THINGINO_AUDIO
bool "Audio Support"
help
Enable audio suport.
The GPIO pin for enabling audio can be specified in the U-Boot environment
using the "gpio_speaker" parameter. If not specified, the default value is "-1".
config BR2_THINGINO_AUDIO_PARAMS
string "Audio Parameters"
depends on BR2_THINGINO_AUDIO
help
Specify additional parameters to pass when loading the audio kernel module.
config BR2_ETHERNET
bool "Ethernet port"
help
Enable Ethernet networking.
config BR2_THINGINO_PWM_ENABLE
bool "PWM Support"
help
Enable or Disable PWM support.
config BR2_THINGINO_MOTORS
bool "Pan/Tilt/Zoom Motors"
help
The camera has Pan/Tilt or Zoom motors.
config BR2_THINGINO_MOTORS_TCU
bool "Pan/Tilt Motors TCU"
depends on BR2_THINGINO_MOTORS
help
The camera has Pan/Tilt or Zoom motors using PWM/GPIO via TCU
config BR2_THINGINO_MOTORS_SPI
bool "Pan/Tilt SPI using ms419xx"
depends on BR2_THINGINO_MOTORS
help
The camera has Pan/Tilt or Zoom motors using the ms419xx chip
config BR2_THINGINO_SDCARD
bool "SD/MMC Card"
select BR2_PACKAGE_THINGINO_KOPT_MMC
help
The hardware has an SD/MMC card slot.
config BR2_THINGINO_BUTTON
bool "Button Support"
select BR2_PACKAGE_THINGINO_BUTTON
help
The hardware has a physical button wired to a GPIO.
endmenu
source "$BR2_EXTERNAL_THINGINO_PATH/Config.sensor.in"
menu "Flash Chip Config"
choice
prompt "Flash chip type"
config FLASH_NOR
bool "SPI NOR"
config FLASH_NAND
bool "SPI NAND"
endchoice
choice
prompt "Flash chip size"
config FLASH_SIZE_8
bool "8MB (64MBit)"
depends on FLASH_NOR
config FLASH_SIZE_16
bool "16MB (128MBit)"
depends on FLASH_NOR
config FLASH_SIZE_32
bool "32MB (256MBit)"
depends on FLASH_NOR
select BR2_PACKAGE_THINGINO_UBOOT_ENABLE_BAR if !FLASH_NAND
config FLASH_SIZE_128
depends on FLASH_NAND
bool "128MB"
config FLASH_SIZE_256
depends on FLASH_NAND
bool "256MB"
config FLASH_SIZE_512
depends on FLASH_NAND
bool "512MB"
config FLASH_SIZE_1G
depends on FLASH_NAND
bool "1GB"
endchoice
choice
prompt "Flash Alignment Size"
default BR2_THINGINO_ALIGN_SIZE_32K
depends on BR2_THINGINO_DEV_EXPERIMENTAL
help
Choose the alignment size for memory or storage allocation.
This setting determines the block size used for operations
such as partition alignment, erase block sizing, or memory
page allocation.
The selected size should match the hardware requirements to
avoid misalignment issues.
config BR2_THINGINO_ALIGN_SIZE_320K
bool "320K (327680 bytes)"
config BR2_THINGINO_ALIGN_SIZE_256K
bool "256K (262144 bytes)"
config BR2_THINGINO_ALIGN_SIZE_224K
bool "224K (229376 bytes)"
config BR2_THINGINO_ALIGN_SIZE_192K
bool "192K (196608 bytes)"
config BR2_THINGINO_ALIGN_SIZE_128K
bool "128K (131072 bytes)"
config BR2_THINGINO_ALIGN_SIZE_64K
bool "64K (65536 bytes)"
config BR2_THINGINO_ALIGN_SIZE_32K
bool "32K (32768 bytes)"
config BR2_THINGINO_ALIGN_SIZE_16K
bool "16K (16384 bytes)"
config BR2_THINGINO_ALIGN_SIZE_8K
bool "8K (8192 bytes)"
config BR2_THINGINO_ALIGN_SIZE_4K
bool "4K (4096 bytes)"
endchoice
endmenu
choice
prompt "Kernel version"
help
Select the desired kernel version
default KERNEL_VERSION_4 if BR2_SOC_FAMILY_INGENIC_T41 || BR2_SOC_FAMILY_INGENIC_T40
config KERNEL_VERSION_3
bool "Kernel 3.10.14"
depends on BR2_SOC_FAMILY_INGENIC_T10 ||BR2_SOC_FAMILY_INGENIC_T20 || BR2_SOC_FAMILY_INGENIC_T21 || BR2_SOC_FAMILY_INGENIC_T23 || BR2_SOC_FAMILY_INGENIC_T30 || BR2_SOC_FAMILY_INGENIC_T31 || BR2_SOC_FAMILY_INGENIC_T41
config KERNEL_VERSION_4
bool "Kernel 4.4.94"
depends on BR2_SOC_FAMILY_INGENIC_T41 || BR2_SOC_FAMILY_INGENIC_T40 || BR2_SOC_FAMILY_INGENIC_T31
endchoice
choice
prompt "Device type"
default BR2_THINGINO_DEVICE_TYPE_IPCAM
help
Select the device type
config BR2_THINGINO_DEVICE_TYPE_IPCAM
bool "IPCamera"
help
Specifies the device type as a Camera and installs configurations
specific to this type.
config BR2_THINGINO_DEVICE_TYPE_IPCAM_PAN_TILT
bool "IPCamera - Pan/Tilt"
help
Specifies the device type as a Camera with Pan and Tilt functionality,
and installs configurations specific to this type.
config BR2_THINGINO_DEVICE_TYPE_IPCAM_PAN_TILT_ZOOM
bool "IPCamera - Pan/Tilt/Zoom"
help
Specifies the device type as a Camera with Pan, Tilt, and Zoom
functionality, and installs configurations specific to this type.
config BR2_THINGINO_DEVICE_TYPE_DOORBELL
bool "Doorbell"
help
Specifies the device type as a Doorbell and installs configurations
specific to this type.
config BR2_THINGINO_DEVICE_TYPE_WEBCAM
bool "Webcam"
help
Specifies the device type as a Web Camera and installs configurations
specific to this type.
endchoice
menu "U-Boot Environment Config"
config U_BOOT_ENV_TXT
string "Path to U-Boot environment text file"
help
Path to the U-Boot environment configuration file used to configure
the ENV on the device
endmenu