Skip to content
This repository has been archived by the owner on Apr 27, 2023. It is now read-only.

Core Support Package. #34

Open
3 of 4 tasks
ben-marshall opened this issue Aug 3, 2020 · 0 comments
Open
3 of 4 tasks

Core Support Package. #34

ben-marshall opened this issue Aug 3, 2020 · 0 comments
Assignees
@ben-marshall
Labels
enhancement New feature or request skywater Associated with project skywater. software Anythign to do with core support software.

Comments

@ben-marshall
Copy link
Contributor

ben-marshall commented Aug 3, 2020 •
edited
Loading

A library / single header which contains intrinsics, constants and functions related to managing the core.

  • CSR Access functions.
  • Machine-mode timer control and access.
  • User mode timer control and access.
  • Time base access.
@ben-marshall ben-marshall self-assigned this Aug 3, 2020
@ben-marshall ben-marshall added enhancement New feature or request skywater Associated with project skywater. labels Aug 3, 2020
ben-marshall added a commit that referenced this issue Aug 3, 2020
@ben-marshall
src/csp: Start on core support package.
8bd522b 
- See #34

 On branch scarv/skywater/dev
 Your branch is up-to-date with 'origin/scarv/skywater/dev'.

 Changes to be committed:
	new file:   src/csp/scarv_cpu_csp.c
	new file:   src/csp/scarv_cpu_csp.h

 Changes not staged for commit:
	modified:   external/embench-iot (modified content, untracked content)
	modified:   external/riscv-formal (untracked content)
	modified:   rtl/core/frv_pipeline_writeback.sv
	modified:   verif/unit/Makefile.in
	modified:   verif/unit/share/unit_test.c
	modified:   verif/unit/share/unit_test.h
	modified:   verif/unit/share/util.S

 Untracked files:
	verif/unit/ld-bus-error/
	verif/unit/st-bus-error/
@ben-marshall ben-marshall added the software Anythign to do with core support software. label Aug 3, 2020
ben-marshall added a commit that referenced this issue Aug 10, 2020
@ben-marshall
skw: src/csp: Working on CSP.
ab3268c 
- Add timer control and access.

- Add system clock frequency determination via default of #define.

- Add Doxygen flow for the CSP.

- Re-factor linker scripts some more.

- See #34

 On branch scarv/skywater/dev
 Your branch is up-to-date with 'origin/scarv/skywater/dev'.

 Changes to be committed:
	modified:   Makefile
	new file:   src/csp/Makefile.in
	new file:   src/csp/README.md
	new file:   src/csp/doxyfile
	new file:   src/csp/doxyfile.bak
	modified:   src/csp/scarv_cpu_csp.c
	modified:   src/csp/scarv_cpu_csp.h
	modified:   src/share/ccx-link-app.ld
	modified:   src/share/ccx-link-fsbl.ld
	modified:   src/share/ccx-link-memories.ld
	new file:   src/share/ccx-link-provide.ld

 Changes not staged for commit:
	modified:   external/embench-iot (modified content, untracked content)
	modified:   external/riscv-formal (untracked content)
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Assignees

@ben-marshall ben-marshall

Labels
enhancement New feature or request skywater Associated with project skywater. software Anythign to do with core support software.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@ben-marshall