-
Notifications
You must be signed in to change notification settings - Fork 195
Issues: riscv/sail-riscv
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
HTIF does not match pseudo spec and other implementations
bug
Something isn't working
#147
opened Feb 1, 2022 by
abukharmeh
Get error messages from c_emulator?
enhancement
New feature or request
#25
opened Nov 12, 2019 by
scottj97
misaligned load/store on page crossing doesn't tablewalk for second page
bug
Something isn't working
#49
opened May 8, 2020 by
scottj97
Risc-V Sail code has no version string
configuration
Additional configuration settings needed for the model
enhancement
New feature or request
#109
opened Oct 1, 2021 by
allenjbaum
Improved docker support requested
enhancement
New feature or request
#113
opened Oct 4, 2021 by
martinberger
Adding GitHub Action to run AVS on pull request?
enhancement
New feature or request
#115
opened Oct 11, 2021 by
martinberger
Feature request: Sail code formatter for our CI
enhancement
New feature or request
good first issue
Good for newcomers
help wanted
Extra attention is needed
not-a-bug
This is a feature, not a bug
#124
opened Nov 5, 2021 by
martinberger
Load reservation not cleared on reset.
bug
Something isn't working
#126
opened Nov 11, 2021 by
PeterRugg
How to handle meta-programmed Sail code in the golden model.
#133
opened Nov 27, 2021 by
martinberger
Commandline options or parsing yaml
configuration
Additional configuration settings needed for the model
enhancement
New feature or request
#148
opened Feb 2, 2022 by
allenjbaum
Functional equivalency checking between models
enhancement
New feature or request
#150
opened Feb 7, 2022 by
billmcspadden-riscv
Implement Smstateen and tie to Zfinx's FCSR
enhancement
New feature or request
extension
Adds support for a RISC-V extension
#167
opened Jun 28, 2022 by
jrtc27
trace logs for memory-access due to ptw to have a special prefix
#181
opened Sep 12, 2022 by
neelgala
switch to disable tlbs
configuration
Additional configuration settings needed for the model
tgmm-agenda
Tagged for the next Golden Model meeting agenda.
#182
opened Sep 12, 2022 by
neelgala
Support for decomposed-store misaligned PMP behavior
configuration
Additional configuration settings needed for the model
#183
opened Sep 26, 2022 by
allenjbaum
Increase verbosity of execution logs.
enhancement
New feature or request
#184
opened Sep 30, 2022 by
pawks
Can cycle, instret, time unprivileged CSRs exist in M-mode only implementations?
question
Further information is requested
#189
opened Nov 1, 2022 by
rmn30
Rename Execute access type to InstructionFetch
refactor
Code clean up
#808
opened Mar 21, 2025 by
jordancarlin
Previous Next
ProTip!
What’s not been updated in a month: updated:<2025-02-27.