Skip to content
This repository was archived by the owner on Nov 4, 2024. It is now read-only.

Commit b4513e6

Browse files
authored
Merge pull request #108 from riscv-software-src/dev
Fix test.yml
2 parents 41d184b + f65cbb0 commit b4513e6

File tree

4 files changed

+11
-7
lines changed

4 files changed

+11
-7
lines changed

.github/workflows/test.yml

Lines changed: 6 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,7 @@
11
name: test
22
on:
33
pull_request:
4-
branches:
5-
-master
6-
-dev
4+
branches: [ master, dev ]
75
workflow_dispatch:
86

97
jobs:
@@ -45,7 +43,7 @@ jobs:
4543
set -e
4644
for cgf_file in ./sample_cgfs/*.cgf; do
4745
if [ "$cgf_file" != "./sample_cgfs/dataset.cgf" ]; then
48-
if [[ "$cgf_file" != *rv32e* ]] && [[ "cgf_file" == *rv32* ]] && [ "${{matrix.architecture}}" == "rv32i" ] ; then
46+
if [[ "$cgf_file" != *rv32e* ]] && [[ "$cgf_file" == *rv32* ]] && [ "${{matrix.architecture}}" == "rv32i" ] ; then
4947
cmd="riscv_ctg -r -d ./tests -bi rv32i -cf sample_cgfs/dataset.cgf -cf \"$cgf_file\" -v warning -p \$(nproc)"
5048
echo $cmd
5149
eval $cmd || { echo "Error executing command: $cmd"; exit 1; }
@@ -82,11 +80,14 @@ jobs:
8280
done
8381
8482
check-version:
85-
if: github.ref == 'refs/heads/master'
83+
if: github.event.pull_request.base.ref == 'master' && github.event_name == 'pull_request'
8684
runs-on: ubuntu-latest
8785
steps:
8886
- uses: actions/checkout@v2
8987

88+
- uses: actions-ecosystem/action-get-latest-tag@v1
89+
id: get-latest-tag
90+
9091
- name: version check
9192
run: |
9293
export CHNGVER=$(grep -P -o '(?<=## \[).*(?=\])' -m1 CHANGELOG.md);

CHANGELOG.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,9 @@ Please note the header `WIP-DEV` is to always remain indicating the changes done
66
Only when a release to the main branch is done, the contents of the WIP-DEV are put under a
77
versioned header while the `WIP-DEV` is left empty
88

9+
## [0.12.1] - 2024-02-27
10+
- Fix test.yml
11+
912
## [0.12.0] - 2024-02-22
1013
- Update generator.py to take care of hard coded register testcases only if a hard coded register is assigned in the op_comb node of a coverpoint of an instruction.
1114
- Add hardcoded register testcases to dataset.cgf and rv32im.cgf

riscv_ctg/__init__.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,4 +4,4 @@
44

55
__author__ = """InCore Semiconductors Pvt Ltd"""
66
__email__ = '[email protected]'
7-
__version__ = '0.12.0'
7+
__version__ = '0.12.1'

setup.cfg

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
[bumpversion]
2-
current_version = 0.12.0
2+
current_version = 0.12.1
33
commit = True
44
tag = True
55

0 commit comments

Comments
 (0)