-
Notifications
You must be signed in to change notification settings - Fork 13
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Cell detection bug #357
Comments
A way to solve that would be to dismiss the fictitious switches at the bus bar (A1 and A2 here). I've seen that on a specific single line diagram viewer, but I don't approve this approach as this does not really reflect the network graph. A better solution suggested by @BenoitJeanson would be to see the other side of A1 and A2 (the side not connected to the busbar) as fictitious bus nodes. Then they should not be drawn as bus bar though. |
Do you want to request a feature or report a bug?
Bug
What is the current behavior?
Cell detection cannot process some diagrams, leading to a diagram with all nodes with same abscissa
If the current behavior is a bug, please provide the steps to reproduce and if possible a minimal demo of the problem
![fict_buses](https://user-images.githubusercontent.com/66690739/155988863-2ba406eb-fca3-4a69-8834-c82f447947d6.png)
![screenshot](https://user-images.githubusercontent.com/66690739/155991525-412284d7-be9f-4b53-981d-5804fb79ef85.png)
Create a voltage level reflecting following diagram and try to generate the single line diagram:
The resulting diagram has overlapping nodes:
What is the expected behavior?
A readable diagram with nodes and wires not overlapping
What is the motivation / use case for changing the behavior?
A readable diagram
The text was updated successfully, but these errors were encountered: