@@ -504,7 +504,7 @@ GraphDelayCalc::seedNoDrvrSlew(Vertex *drvr_vertex,
504504 ArcDelayCalc *arc_delay_calc)
505505{
506506 DcalcAPIndex ap_index = scene->dcalcAnalysisPtIndex (min_max);
507- Slew slew ( default_slew) ;
507+ Slew slew = default_slew;
508508 // Top level bidirect driver uses load slew unless
509509 // bidirect instance paths are disabled.
510510 if (bidirectDrvrSlewFromLoad (drvr_pin)) {
@@ -744,7 +744,7 @@ GraphDelayCalc::loadSlewsChanged(DrvrLoadSlews &load_slews_prev,
744744 Vertex *load_vertex = graph_->pinLoadVertex (pin);
745745 SlewSeq &slews_prev = load_slews_prev[index];;
746746 for (size_t i = 0 ; i < slew_count; i++) {
747- const Slew & slew = graph_->slew (load_vertex, i);
747+ const Slew slew = graph_->slew (load_vertex, i);
748748 if (!delayEqual (slew, slews_prev[i], this ))
749749 return true ;
750750 }
@@ -1216,13 +1216,13 @@ GraphDelayCalc::annotateDelaySlew(Edge *edge,
12161216 Vertex *drvr_vertex = edge->to (graph_);
12171217 const RiseFall *drvr_rf = arc->toEdge ()->asRiseFall ();
12181218 // Merge slews.
1219- const Slew & drvr_slew = graph_->slew (drvr_vertex, drvr_rf, ap_index);
1219+ const Slew drvr_slew = graph_->slew (drvr_vertex, drvr_rf, ap_index);
12201220 if (delayGreater (gate_slew, drvr_slew, min_max, this )
12211221 && !drvr_vertex->slewAnnotated (drvr_rf, min_max)
12221222 && !edge->role ()->isLatchDtoQ ())
12231223 graph_->setSlew (drvr_vertex, drvr_rf, ap_index, gate_slew);
12241224 if (!graph_->arcDelayAnnotated (edge, arc, ap_index)) {
1225- const ArcDelay & prev_gate_delay = graph_->arcDelay (edge,arc,ap_index);
1225+ const ArcDelay prev_gate_delay = graph_->arcDelay (edge,arc,ap_index);
12261226 float gate_delay1 = delayAsFloat (gate_delay);
12271227 float prev_gate_delay1 = delayAsFloat (prev_gate_delay);
12281228 if (prev_gate_delay1 == 0.0
@@ -1267,12 +1267,12 @@ GraphDelayCalc::annotateLoadDelays(Vertex *drvr_vertex,
12671267 if (!load_vertex->slewAnnotated (drvr_rf, min_max)) {
12681268 if (drvr_vertex->slewAnnotated (drvr_rf, min_max)) {
12691269 // Copy the driver slew to the load if it is annotated.
1270- const Slew & drvr_slew = graph_->slew (drvr_vertex,drvr_rf,ap_index);
1270+ const Slew drvr_slew = graph_->slew (drvr_vertex,drvr_rf,ap_index);
12711271 graph_->setSlew (load_vertex, drvr_rf, ap_index, drvr_slew);
12721272 load_changed = true ;
12731273 }
12741274 else {
1275- const Slew & slew = graph_->slew (load_vertex, drvr_rf, ap_index);
1275+ const Slew slew = graph_->slew (load_vertex, drvr_rf, ap_index);
12761276 if (!merge
12771277 || delayGreater (load_slew, slew, min_max, this )) {
12781278 graph_->setSlew (load_vertex, drvr_rf, ap_index, load_slew);
@@ -1600,7 +1600,7 @@ GraphDelayCalc::findCheckEdgeDelays(Edge *edge,
16001600 if (!graph_->arcDelayAnnotated (edge, arc, ap_index)) {
16011601 const Slew &from_slew = checkEdgeClkSlew (from_vertex, from_rf,
16021602 scene, min_max);
1603- const Slew & to_slew = graph_->slew (to_vertex, to_rf, ap_index);
1603+ const Slew to_slew = graph_->slew (to_vertex, to_rf, ap_index);
16041604 debugPrint (debug_, " delay_calc" , 3 ,
16051605 " %s %s -> %s %s (%s) scene:%s/%s" ,
16061606 arc_set->from ()->name (),
@@ -1682,7 +1682,7 @@ GraphDelayCalc::reportDelayCalc(const Edge *edge,
16821682 if (role->isTimingCheck ()) {
16831683 const Slew &from_slew = checkEdgeClkSlew (from_vertex, from_rf, scene, min_max);
16841684 DcalcAPIndex slew_index = scene->dcalcAnalysisPtIndex (min_max);
1685- const Slew & to_slew = graph_->slew (to_vertex, to_rf, slew_index);
1685+ const Slew to_slew = graph_->slew (to_vertex, to_rf, slew_index);
16861686 const ClkNetwork *clk_network = scene->mode ()->clkNetwork ();
16871687 bool from_ideal_clk = clk_network->isIdealClock (from_vertex);
16881688 const char *from_slew_annotation = from_ideal_clk ? " (ideal clock)" : nullptr ;
0 commit comments