-
Notifications
You must be signed in to change notification settings - Fork 0
/
msrv32_reg_block_2.v
67 lines (61 loc) · 2.66 KB
/
msrv32_reg_block_2.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
module msrv32_reg_block_2(
input [4:0] rd_addr_in,
input [11:0] csr_addr_in,
input [31:0] rs1_in, rs2_in, pc_in, pc_plus_4_in, iadder_in, imm_in,
input [3:0] alu_opcode_in,
input [1:0] load_size_in,
input [2:0] wb_mux_sel_in, csr_op_in,
input load_unsigned_in, alu_src_in, csr_wr_en_in, rf_wr_en_in, branch_taken_in, clk_in, reset_in,
output reg [4:0] rd_addr_reg_out,
output reg [11:0] csr_addr_reg_out,
output reg [31:0] rs1_reg_out, rs2_reg_out, pc_reg_out, pc_plus_4_reg_out, iadder_out_reg_out, imm_reg_out,
output reg [3:0] alu_opcode_reg_out,
output reg [1:0] load_size_reg_out,
output reg [2:0] wb_mux_sel_reg_out, csr_op_reg_out,
output reg load_unsigned_reg_out, alu_src_reg_out, csr_wr_en_reg_out, rf_wr_en_reg_out
);
parameter BOOT_ADDRESS = 32'h00000000;
parameter WB_ALU = 3'b000;
always @(posedge clk_in)
begin
if(reset_in)
begin
rd_addr_reg_out <= 5'b00000;
csr_addr_reg_out <= 12'b000000000000;
rs1_reg_out <= 32'h00000000;
rs2_reg_out <= 32'h00000000;
pc_reg_out <= BOOT_ADDRESS;
pc_plus_4_reg_out <= 32'h00000000;
iadder_out_reg_out<= 32'h00000000;
alu_opcode_reg_out <= 4'b0000;
load_size_reg_out <= 2'b00;
load_unsigned_reg_out <= 1'b0;
alu_src_reg_out <= 1'b0;
csr_wr_en_reg_out <= 1'b0;
rf_wr_en_reg_out <= 1'b0;
wb_mux_sel_reg_out <= WB_ALU;
csr_op_reg_out <= 3'b000;
imm_reg_out <= 32'h00000000;
end
else
begin
rd_addr_reg_out <= rd_addr_in;
csr_addr_reg_out <= csr_addr_in;
rs1_reg_out <= rs1_in;
rs2_reg_out <= rs2_in;
pc_reg_out <= pc_in;
pc_plus_4_reg_out <= pc_plus_4_in;
iadder_out_reg_out[31:1] <= iadder_in[31:1];
iadder_out_reg_out[0] <= branch_taken_in ? 1'b0 : iadder_in[0];
alu_opcode_reg_out <= alu_opcode_in;
load_size_reg_out <= load_size_in;
load_unsigned_reg_out <= load_unsigned_in;
alu_src_reg_out <= alu_src_in;
csr_wr_en_reg_out <= csr_wr_en_in;
rf_wr_en_reg_out <= rf_wr_en_in;
wb_mux_sel_reg_out<= wb_mux_sel_in;
csr_op_reg_out <= csr_op_in;
imm_reg_out <= imm_in;
end
end
endmodule