-
-
Notifications
You must be signed in to change notification settings - Fork 12
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Negation bar wrong in DTACK_SEL signals #8
Comments
The values mentioned in that comment were meant to reflect the settings in the registers (bits [3:2]), not the DTACK_SELx signals. If I'm not mistaken, those end up inverted after the NAND-based muxes. Got to agree that this wasn't clear at all. I double-checked how the S105 cell was connected to confirm, and updated the note on the schematic. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
The / bar on top of DTACK_SEL signals is wrong on page 12. At the output of inverter M85, it should be /DTACK_SEL0, and then DTACK_SEL0 at the output of S99. Then the signals at the input of S105 (same page) should have the / swapped too. Otherwise, the comment on top of S105 does not hold true. As it is now, the S105 output is 1-clock delay for DTACK_SEL=3, for instance.
The text was updated successfully, but these errors were encountered: