There's an `assert!(ticks < (1 << 24));` and on `efr32fg1p`, the freq is 26MHz in WS0 mode (and 40MHz in WS1 mode). So when delaying for 1s, we got 26_000_000 ticks which trigger the assert.