-
Notifications
You must be signed in to change notification settings - Fork 195
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
There is no syntax highlighting in VS Code #2149
Comments
I have a repo dedicated to highlighting SystemVerilog syntax in VS Code, which is still under development. However, it is sufficient for most use cases: https://github.com/hankhsu1996/vscode-better-systemverilog-syntax. This might be useful for the project. However, combining static syntax highlighting with semantic analysis yields the best results. I'm wondering if there are any plans for Verible to implement semantic highlighting? |
A couple of questions first
What activity failed
When I open a SystemVerilog file, there is no highlighting/coloring.
Expectation
I was hoping Verible would be my one-stop plugin for Verilog/SystemVerilog development, including syntax highlighting.
What actually happened
There is no highlighting.
Note: it's possible that this is actually a feature request and not a bug report; please advise!
The text was updated successfully, but these errors were encountered: