{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":60,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252FCores-VeeR-EL2%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"rx2HTk0Pljw5r0MmEe6oD3ghmx4W1u4mlErKMRJqh-z8R7THKuMa1LNvTPzmZ6_NO2_dfajXAXE0CMkZy2mdiA"}}},"title":"Repository search results"}