-
Notifications
You must be signed in to change notification settings - Fork 83
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
请教下 #3
Comments
大佬,你还有其他类似的verilog 实现 isp pipeline的资料吗? |
你好 |
支持了mipi-rx 有些模块做了bug fix等,支持了linux,模块算法什么的没啥区别 |
算法幾乎一樣,但平台目前是lattice FPGA上 |
想问问我在vitis上跑C的时候为啥一只报错,一直Error: unknown pseudo-op: `.ent',profole_mcount_mb.s这个文件一直报错 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
你好,请问这个和zynqmp_cam_isp_demo差别仅仅是平台不同吗? ISP算法是一样的吧?
另外请教下zynqmp这个项目可以完美移植到ZCU102(XCZU9EG)上吗?
谢谢~
The text was updated successfully, but these errors were encountered: