You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
CPU load of control loops take more than 70% CPU load and result in colliding ADC triggers and control loop execution. These issues force us to step down control frequency to 87.5 kHz. Design target would be 175 kHz. This target was nice to have but 87.5 kHz might be good enough to meet PD requirements. Thus priority is lower.
The text was updated successfully, but these errors were encountered:
Optimize ISR Time
CPU load of control loops take more than 70% CPU load and result in colliding ADC triggers and control loop execution. These issues force us to step down control frequency to 87.5 kHz. Design target would be 175 kHz. This target was nice to have but 87.5 kHz might be good enough to meet PD requirements. Thus priority is lower.
The text was updated successfully, but these errors were encountered: