{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":628696874,"defaultBranch":"master","name":"digital-design","ownerLogin":"a-gafiyatullin","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-04-16T18:37:59.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/33708752?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1681670928.0","currentOid":""},"activityList":{"items":[{"before":"60381af3e3df39bc9df009a3c3ec38b3d923497a","after":"4865e6395ee452ced79b205624b3e87020e1d297","ref":"refs/heads/master","pushedAt":"2023-07-22T16:16:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"added licence","shortMessageHtmlLink":"added licence"}},{"before":"64221ae588574fea9bde291a9b36d52cdfbcae6a","after":"60381af3e3df39bc9df009a3c3ec38b3d923497a","ref":"refs/heads/master","pushedAt":"2023-06-03T19:01:43.129Z","pushType":"push","commitsCount":1,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"ENGR85B: add bne instr to RISC-V multicycle CPU","shortMessageHtmlLink":"ENGR85B: add bne instr to RISC-V multicycle CPU"}},{"before":"437d9a76c9023e36aa990a1f6801c3b49918fc62","after":"64221ae588574fea9bde291a9b36d52cdfbcae6a","ref":"refs/heads/master","pushedAt":"2023-06-03T12:05:54.742Z","pushType":"push","commitsCount":1,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"ENGR85B: RISC-V multicycle CPU.","shortMessageHtmlLink":"ENGR85B: RISC-V multicycle CPU."}},{"before":"93e3f00abdea1e4ffb062684e26283432779a57a","after":"437d9a76c9023e36aa990a1f6801c3b49918fc62","ref":"refs/heads/master","pushedAt":"2023-05-31T16:32:50.404Z","pushType":"push","commitsCount":1,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"ENGR85A: refactored RISC-V multicycle processor controller.","shortMessageHtmlLink":"ENGR85A: refactored RISC-V multicycle processor controller."}},{"before":"47d46db284d470f544ffd4cc8cec20afa54d6c49","after":"93e3f00abdea1e4ffb062684e26283432779a57a","ref":"refs/heads/master","pushedAt":"2023-05-21T12:19:40.722Z","pushType":"push","commitsCount":1,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"ENGR85B: added sll instruction to single-cycle risc-v processor.","shortMessageHtmlLink":"ENGR85B: added sll instruction to single-cycle risc-v processor."}},{"before":null,"after":"47d46db284d470f544ffd4cc8cec20afa54d6c49","ref":"refs/heads/master","pushedAt":"2023-04-16T18:48:48.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"a-gafiyatullin","name":"Albert G.","path":"/a-gafiyatullin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33708752?s=80&v=4"},"commit":{"message":"ENGR85A: RISC-V multicycle processor controller","shortMessageHtmlLink":"ENGR85A: RISC-V multicycle processor controller"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADWvztGQA","startCursor":null,"endCursor":null}},"title":"Activity · a-gafiyatullin/digital-design"}