Using Openlane for symmetric routing

[jchin2]

Hi all,
I am laying out a circuit for security based application and they are dependent on balanced parasitic capacitance in its routing. The criteria is all the routing from within the custom standard cells, inter cell connections, to macro-macro routing has to be symmetrical. Motivation is to get balanced parasitic capacitance between them. This circuit uses 4 trapezoidal power clocks at 90 degree phase shift and the sequence follows CLK0 to CLK3. The following images below show the current layout outline, 4-bit width layout, and new layout outline plan for symmetric routing. I recognize I will need to reroute the basic custom cells to realize the new plan, just to make sure they are matched on the lowest hierarchy. The question is does Openlane have some sort of function to facilitate balanced inter-cell or inter-macro routing?
Current 4-bit width layout outline.

4-bit width Layout sub-block without considering its parasitic capacitance balance.

New logic cell placement plan in vertical pipeline

[jchin2]

@kareefardi Please kindly find the design files in the attachment.
Design_files_11012023.zip