Skip to content

Commit ecd289b

Browse files
committed
Small simplemap rename
1 parent 9593d94 commit ecd289b

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

passes/techmap/simplemap.cc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -245,7 +245,7 @@ void simplemap_eqne(RTLIL::Module *module, RTLIL::Cell *cell)
245245
bool is_signed = cell->parameters.at(ID::A_SIGNED).as_bool();
246246
bool is_ne = cell->type.in(ID($ne), ID($nex));
247247

248-
RTLIL::SigSpec xor_out = module->addWire(NEW_ID2_SUFFIX("xor_out"), max(GetSize(sig_a), GetSize(sig_b))); // SILIMATE: Improve the naming
248+
RTLIL::SigSpec xor_out = module->addWire(NEW_ID2_SUFFIX("xor"), max(GetSize(sig_a), GetSize(sig_b))); // SILIMATE: Improve the naming
249249
RTLIL::Cell *xor_cell = module->addXor(NEW_ID2, sig_a, sig_b, xor_out, is_signed, cell->get_src_attribute()); // SILIMATE: Improve the naming
250250
xor_cell->attributes = cell->attributes;
251251
simplemap_bitop(module, xor_cell);

0 commit comments

Comments
 (0)