Skip to content

Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)

Notifications You must be signed in to change notification settings

JoyenBenitto/Quark

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

31 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Quark

Quark is a single cycle RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)

                                                                              
+-------------------+                                                         
|                   |                                                         
|       Quark       |                                                         
|                   |                                                         
+---------|---------+                                                         
          -                                                                   
          |                                                                   
 +--------------------------------------------------------------+             
 |                         Interconnect                         |             
 +----------------------------------------------|---------------+             
                 |                              |                             
                 |                              |                             
                 |                              |                             
                 |                              |                             
      +----------|---------+          +---------|---------+                   
      |                    |          |                   |                   
      |        UART        |          |       GPIO        |                   
      |                    |          |                   |                   
      +--------------------+          +-------------------+                   

About

Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published