Skip to content

Latest commit

 

History

History
14 lines (10 loc) · 584 Bytes

README.md

File metadata and controls

14 lines (10 loc) · 584 Bytes

RISC-V

A RV32I compliant RISC-V CPU in VHDL, accompanied by a custom made simulation tool that allows interactive program execution on the CPU

The CPU

The Simulation Tool

Design and Architecture

GCE drawio

Screenshots

screen-gce

Thanks

Thanks to JabRef for the awesome CSS stylesheet.