Skip to content

Commit be38946

Browse files
committed
Merge branch 'main' of https://github.com/FPGAwars/iceMux
2 parents a047ca7 + a3c2ea6 commit be38946

File tree

2 files changed

+7
-0
lines changed

2 files changed

+7
-0
lines changed

README.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -208,6 +208,9 @@ For installing and using this colection in Icestudio follow these steps:
208208
* mux-2-1
209209
* **Mux-4-1**
210210
* mux-4-1
211+
* **17-bits**
212+
* **Mux-2-1**
213+
* mux-2-1
211214
* **18-bits**
212215
* **Mux-2-1**
213216
* Mux-2-1

locale/translation.js

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -106,6 +106,7 @@ gettext('13-bits');
106106
gettext('14-bits');
107107
gettext('15-bits');
108108
gettext('16-bits');
109+
gettext('17-bits');
109110
gettext('18-bits');
110111
gettext('19-bits');
111112
gettext('20-bits');
@@ -319,6 +320,9 @@ gettext('Bus16-Join-half: Join the two same halves into an 16-bits Bus');
319320
gettext('mux-4-1');
320321
gettext('16-to-1 Multplexer (16-bit channels). Verilog implementation');
321322
gettext('Mux-2-1');
323+
gettext('mux-2-1');
324+
gettext('2-to-1 Multplexer (17-bit channels). Verilog implementation');
325+
gettext('Mux-2-1');
322326
gettext('Mux-2-1');
323327
gettext('2-to-1 Multplexer (18-bit channels). Verilog implementation');
324328
gettext('Mux-2-1');

0 commit comments

Comments
 (0)