{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":499661230,"defaultBranch":"main","name":"Spice-to-Verilog-Converter","ownerLogin":"Eyantra698Sumanto","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-06-03T21:53:16.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/58599984?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1684832917.853835","currentOid":""},"activityList":{"items":[{"before":"eb92a8e083cd0b331a07cea9e25a0c0a079b983c","after":null,"ref":"refs/heads/recovery","pushedAt":"2023-05-23T09:08:37.853Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"}},{"before":null,"after":"eb92a8e083cd0b331a07cea9e25a0c0a079b983c","ref":"refs/heads/main","pushedAt":"2023-05-23T09:08:37.339Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"},"commit":{"message":"Create LICENSE","shortMessageHtmlLink":"Create LICENSE"}},{"before":"f49fc5d2b69feac096a2fed25c5d1ea32776ce97","after":null,"ref":"refs/heads/main","pushedAt":"2023-05-23T09:08:08.375Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"}},{"before":null,"after":"eb92a8e083cd0b331a07cea9e25a0c0a079b983c","ref":"refs/heads/recovery","pushedAt":"2023-05-23T09:05:34.772Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"},"commit":{"message":"Create LICENSE","shortMessageHtmlLink":"Create LICENSE"}},{"before":"f186611fd409ed5f2527a986f2fadf24fe1822c7","after":"f49fc5d2b69feac096a2fed25c5d1ea32776ce97","ref":"refs/heads/main","pushedAt":"2023-05-08T15:56:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"},"commit":{"message":"Revert \"Update README.md\"\n\nThis reverts commit f186611fd409ed5f2527a986f2fadf24fe1822c7.","shortMessageHtmlLink":"Revert \"Update README.md\""}},{"before":"eb92a8e083cd0b331a07cea9e25a0c0a079b983c","after":"f186611fd409ed5f2527a986f2fadf24fe1822c7","ref":"refs/heads/main","pushedAt":"2023-04-26T18:29:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Eyantra698Sumanto","name":"Sumanto Kar","path":"/Eyantra698Sumanto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/58599984?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNS0yM1QwOTowODozNy44NTM4MzVazwAAAAMyQYOY","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNS0yM1QwOTowODozNy44NTM4MzVazwAAAAMyQYOY","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNC0yNlQxODoyOTo1OC4wMDAwMDBazwAAAAMg7EVN"}},"title":"Activity · Eyantra698Sumanto/Spice-to-Verilog-Converter"}