File tree Expand file tree Collapse file tree 2 files changed +263
-151
lines changed
examples/standalone_examples/math_test Expand file tree Collapse file tree 2 files changed +263
-151
lines changed Original file line number Diff line number Diff line change 62
62
"start" : " vram_start" ,
63
63
"size" : " vram_16_size" ,
64
64
"expected_CRCs" : [
65
- " 0B3D9374 "
65
+ " B9510AD8 "
66
66
]
67
67
},
68
68
"neg" : {
69
69
"description" : " neg" ,
70
70
"start" : " vram_start" ,
71
71
"size" : " vram_16_size" ,
72
72
"expected_CRCs" : [
73
- " 10A84E1B "
73
+ " 7122851F "
74
74
]
75
75
},
76
76
"abs" : {
77
77
"description" : " abs" ,
78
78
"start" : " vram_start" ,
79
79
"size" : " vram_16_size" ,
80
80
"expected_CRCs" : [
81
- " D7807035 "
81
+ " 7614EAC3 "
82
82
]
83
83
},
84
84
"bitrev" : {
85
85
"description" : " bitrev" ,
86
86
"start" : " vram_start" ,
87
87
"size" : " vram_16_size" ,
88
88
"expected_CRCs" : [
89
- " BBADF82E "
89
+ " 1492AAC4 "
90
90
]
91
91
},
92
92
"bswap" : {
93
93
"description" : " bswap" ,
94
94
"start" : " vram_start" ,
95
95
"size" : " vram_16_size" ,
96
96
"expected_CRCs" : [
97
- " 7709B5AE "
97
+ " C9C416BB "
98
98
]
99
99
},
100
100
"popcnt" : {
101
101
"description" : " popcnt" ,
102
102
"start" : " vram_start" ,
103
103
"size" : " vram_16_size" ,
104
104
"expected_CRCs" : [
105
- " 62628040 "
105
+ " E3E46F91 "
106
106
]
107
107
},
108
108
"and" : {
109
109
"description" : " and" ,
110
110
"start" : " vram_start" ,
111
111
"size" : " vram_16_size" ,
112
112
"expected_CRCs" : [
113
- " 32DEF9D5 "
113
+ " 844F62ED "
114
114
]
115
115
},
116
116
"or" : {
117
117
"description" : " or" ,
118
118
"start" : " vram_start" ,
119
119
"size" : " vram_16_size" ,
120
120
"expected_CRCs" : [
121
- " 4E247920 "
121
+ " 6529AA0B "
122
122
]
123
123
},
124
124
"xor" : {
125
125
"description" : " xor" ,
126
126
"start" : " vram_start" ,
127
127
"size" : " vram_16_size" ,
128
128
"expected_CRCs" : [
129
- " 257F7002 "
129
+ " 2CAD0372 "
130
130
]
131
131
},
132
132
"add" : {
133
133
"description" : " add" ,
134
134
"start" : " vram_start" ,
135
135
"size" : " vram_16_size" ,
136
136
"expected_CRCs" : [
137
- " CD575A4D "
137
+ " F94DD5D6 "
138
138
]
139
139
},
140
140
"sub" : {
141
141
"description" : " sub" ,
142
142
"start" : " vram_start" ,
143
143
"size" : " vram_16_size" ,
144
144
"expected_CRCs" : [
145
- " EE1C5453 "
145
+ " 167FF1A7 "
146
146
]
147
147
},
148
148
"shl" : {
149
149
"description" : " shl" ,
150
150
"start" : " vram_start" ,
151
151
"size" : " vram_16_size" ,
152
152
"expected_CRCs" : [
153
- " FD8CA2EC "
153
+ " BF87D382 "
154
154
]
155
155
},
156
156
"shru" : {
157
157
"description" : " shru" ,
158
158
"start" : " vram_start" ,
159
159
"size" : " vram_16_size" ,
160
160
"expected_CRCs" : [
161
- " 9754CB4F "
161
+ " 0F7AE868 "
162
162
]
163
163
},
164
164
"shrs" : {
165
165
"description" : " shrs" ,
166
166
"start" : " vram_start" ,
167
167
"size" : " vram_16_size" ,
168
168
"expected_CRCs" : [
169
- " AB5BE5CB "
169
+ " A0BA88A7 "
170
170
]
171
171
},
172
172
"mulu" : {
173
173
"description" : " mulu" ,
174
174
"start" : " vram_start" ,
175
175
"size" : " vram_16_size" ,
176
176
"expected_CRCs" : [
177
- " C6A6FF7D "
177
+ " B7CBA439 "
178
178
]
179
179
},
180
180
"divu" : {
181
181
"description" : " divu" ,
182
182
"start" : " vram_start" ,
183
183
"size" : " vram_16_size" ,
184
184
"expected_CRCs" : [
185
- " F973C020 "
185
+ " 1AC569AB "
186
186
]
187
187
},
188
188
"remu" : {
189
189
"description" : " remu" ,
190
190
"start" : " vram_start" ,
191
191
"size" : " vram_16_size" ,
192
192
"expected_CRCs" : [
193
- " 5196C205 "
193
+ " D29F5374 "
194
194
]
195
195
},
196
196
"divs" : {
197
197
"description" : " divs" ,
198
198
"start" : " vram_start" ,
199
199
"size" : " vram_16_size" ,
200
200
"expected_CRCs" : [
201
- " 2A13A348 "
201
+ " 63331417 "
202
202
]
203
203
},
204
204
"rems" : {
205
205
"description" : " rems" ,
206
206
"start" : " vram_start" ,
207
207
"size" : " vram_16_size" ,
208
208
"expected_CRCs" : [
209
- " F45969EF "
209
+ " 1322808B "
210
210
]
211
211
},
212
212
"div_q" : {
213
213
"description" : " div_q" ,
214
214
"start" : " vram_start" ,
215
215
"size" : " vram_16_size" ,
216
216
"expected_CRCs" : [
217
- " EAFFC6D3 "
217
+ " B5F9B54D "
218
218
]
219
219
},
220
220
"div_r" : {
221
221
"description" : " div_r" ,
222
222
"start" : " vram_start" ,
223
223
"size" : " vram_16_size" ,
224
224
"expected_CRCs" : [
225
- " B9786654 "
225
+ " 60B1E228 "
226
226
]
227
227
},
228
228
"done" : {
You can’t perform that action at this time.
0 commit comments