Skip to content

Commit df4a397

Browse files
committed
[Cleanup] Removed deadcode
1 parent f124c79 commit df4a397

File tree

5 files changed

+98
-283
lines changed

5 files changed

+98
-283
lines changed

openfpga.sh

Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -29,6 +29,10 @@ run-task () {
2929
$PYTHON_EXEC $OPENFPGA_SCRIPT_PATH/run_fpga_task.py "$@"
3030
}
3131

32+
clean-run () {
33+
rm -rf ./openfpga_flow/**/run???
34+
}
35+
3236
run-modelsim () {
3337
$PYTHON_EXEC $OPENFPGA_SCRIPT_PATH/run_modelsim.py "$@"
3438
}
@@ -48,13 +52,29 @@ goto-root () {
4852
cd $OPENFPGA_PATH
4953
}
5054

55+
# Run regression test locally
56+
run-regression-local () {
57+
cd ${OPENFPGA_PATH}
58+
bash .github/workflows/*reg_test.sh
59+
}
60+
61+
# Run regression test locally
62+
run-regression-local-docker () {
63+
cd ${OPENFPGA_PATH}
64+
docker run \
65+
-v $(pwd)/openfpga_flow:/opt/openfpga/ \
66+
-v $(pwd)/.github:/opt/openfpga/ \
67+
ghcr.io/lnis-uofu/openfpga-master:latest "bash .github/workflows/*reg_test.sh"
68+
}
69+
5170
# Changes directory to task directory [goto_task <task_name> <run_num[default 0]>]
5271
goto-task () {
5372
if [ -z $1 ]; then
5473
echo "requires task name goto_task <task_name> <run_num[default 0]>"
5574
return
5675
fi
5776
goto_path=$OPENFPGA_TASK_PATH/$1
77+
# Selects the run directory
5878
run_num=""
5979
if [ ! -d $goto_path ]; then echo "Task directory not found"; return; fi
6080
if [[ "$2" =~ '^[0-9]+$' ]] ; then
@@ -67,6 +87,12 @@ goto-task () {
6787
echo "Switching current dirctory to" $goto_path/$run_num
6888
cd $goto_path/$run_num
6989
fi
90+
# Selects benchmark directory
91+
select benchRun in $(ls -d **/arch | sed "s/\/arch//" | head -n 20)
92+
do
93+
[ -d ${benchRun} ] && cd ${benchRun}
94+
break
95+
done
7096
}
7197

7298
# Clears enviroment variables and fucntions

openfpga_flow/misc/fpgaflow_default_tool_path.conf

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@ iverilog_path = iverilog
1414
include_netlist_verification = ${PATH:OPENFPGA_PATH}/vpr/VerilogNetlists
1515

1616
[FLOW_SCRIPT_CONFIG]
17-
valid_flows = standard,vpr_blif,vtr,vtr_standard,yosys_vpr
17+
valid_flows = vpr_blif,yosys_vpr
1818

1919
[DEFAULT_PARSE_RESULT_VPR]
2020
# parser format <name of variable> = <regex string>, <lambda function/type>

0 commit comments

Comments
 (0)